## 16-bit Proprietary Microcontroller

## CMOS

## F²MC-16L MB90670/675 Series

## MB90671/672/673/T673/P673 (MB90670 Series) MB90676/677/678/T678/P678 (MB90675 Series)

## DESCRIPTION

The MB90670/675 series have been developed as a general-purpose version of the $\mathrm{F}^{2} \mathrm{MC}^{* 1}-16 \mathrm{~L}$ family consisting of proprietary 16 -bit, single-chip microcontrollers. These general-purpose devices are designed for applications that require high-speed real-time processing suitable for process control in a wide variety of industrial and OA equipment.

The instruction set is based on the AT architecture of the $\mathrm{F}^{2} \mathrm{MC}-8$ family, with additional high-level language supporting instruction, expanded addressing modes, enhanced multiplication and division instructions, and improved bit processing instructions. In addition, long-word data can now be processed due to the inclusion of a 32-bit accumulator.

The MB90670/675 series includes a variety of peripherals on chip, such as a UART, an SCI, a 10-bit A/D converter, an 8-bit PPG, a 16-bit reload timer, a 24-bit free-run timer, an OCU, an ICU, DTP/external interrupts, and $I^{2} \mathrm{C}$ interface*2 ( 675 series only). Furthermore, because the on-chip peripherals, with the aid of intelligent I/O service function, can transfer data without the intervention of the CPU. This microcontroller can be used for applications that require real-time control.
*1: F²MC stands for FUJITSU Flexible Microcontroller.
*2: Purchase of Fujitsu $I^{2} \mathrm{C}$ components conveys a license under the Philips $I^{2} \mathrm{C}$ Patent Rights to use these components in an $I^{2} \mathrm{C}$ system, provided that the system conforms to the $I^{2} \mathrm{C}$ Standard Specification as defined by Philips.

## ■ FEATURES

- Minimum execution time: 62.5 ns at 4 MHz oscillation (with multiply-by-4 setting)

> PLL clock multiplier system used

- Instruction set optimized for controller applications

Variety of data types: bit, byte, word, long-word
Expanded addressing modes: 23 types
High coding efficiency
Improvement of high-precision arithmetic operations through use of 32-bit accumulator

- Instruction set supports high-level language (C language) and multitasking

Inclusion of system stack pointer
Variety of pointers
High instruction set symmetry
Barrel shift instruction
(Continued)

- Improved execution speed: 4-byte queue
- Powerful interrupt functions Priority levels: 8 levels (programmable) External interrupt inputs: 4 channels
- Automatic transfer function independent of CPU Intelligent I/O Service: max. 10 channels
- General-purpose ports: max. 65 channels (MB90670 series)
max. 84 channels (MB90675 series)
- 18 -bit timebase counter
- Watchdog timer
- UART0: 1 channel

Can be used for either asynchronous transfer or synchronous transfer

- UART1 (SCI): 1 channel

Can be used for either asynchronous transfer or serial transfer with clock (I/O extended serial)

- A/D converter: analog inputs: 8 channels Resolution: 10 bits (switchable to 8 bits) RC-type sequential comparison method
- 24-bit free-run timer: 1 channel
- ICU (input capture): 4 channels
- OCU (output compare): 8 channels
- 8-bit PPG timer: 2 channels
- 16-bit reload timer: 2 channels
- ${ }^{2} \mathrm{C}^{*}$ interface: 1 channel (only in the MB90675 series)
- Low-power consumption modes Sleep mode Stop mode CPU intermittent operation mode Pseudo-watch mode Hardware standby pin
- Packages: LQFP-80, QFP-80, LQFP-100, QFP-100
- CMOS technology
- ${ }^{2} \mathrm{C}$ License Purchase of $I^{2} \mathrm{C}$ components convey the Philips $I^{2} \mathrm{C}$ Patent Rights to use these component in an $I^{2} \mathrm{C}$ system, provided that the system comforms to the $I^{2} \mathrm{C}$ standard specification as defined by Philips.


## PACKAGE



## PRODUCT LINEUP

- MB90670 Series

| Part number <br> Parameter |  | MB90671 | MB90672 | MB90673 | MB90T673 | MB90P673 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Classification |  | Mass production products |  |  |  | One-time PROM product |
| $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Number of instructions | 340 |  |  |  |  |
|  | Minimum execution time | 62.5 ns at 4 MHz (PLL: with multiply-by-4 setting) |  |  |  |  |
|  | RAM size | 640 bytes | 1.64 Kbytes | 2 Kbytes |  |  |
|  | ROM size | 16 Kbytes (internal mask ROM) | 32 Kbytes (internal mask ROM) | 48 Kbytes (internal mask ROM) | None | 48 Kbytes (internal OTPROM) |
|  | System clock oscillation circuit | System clock/PLL clock on chip |  |  |  |  |
|  | Low-power consumption modes | Sleep, stop, CPU intermittent operation, pseudo-watch, hardware standby |  |  |  |  |
|  | Interrupts | Interrupt sources: 19 channels; priority levels: 8 (programmable); external interrupt inputs: 4 channels |  |  |  |  |
|  | Ports | Output ports (N-channel open drain): 8 <br> I/O ports (CMOS): 57 <br> Total: 65 |  |  |  |  |
|  | UART0 | 8 bits $\times 1$ channel |  |  |  |  |
|  | UART1 (SCI) | 8 bits $\times 1$ channel |  |  |  |  |
|  | A/D converter | 10-bit resolution $\times 8$ channels |  |  |  |  |
|  | 24-bit free-run timer | 24 bits $\times 1$ channel |  |  |  |  |
|  | ICU (input capture) | 24 bits $\times 4$ channels |  |  |  |  |
|  | OCU (output compare) | 24 bits $\times 8$ channels |  |  |  |  |
|  | 8-bit PPG timer | 8 bits $\times 2$ channels |  |  |  |  |
|  | 16-bit reload timer | 16 bits $\times 2$ channels |  |  |  |  |
|  | ${ }^{2} \mathrm{C}$ interface | None |  |  |  |  |
|  | Watchdog timer function | On chip |  |  |  |  |
|  | Power supply voltage | +2.7 V to +5.5 V |  |  |  |  |
|  | Operating temperature | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |  |
|  | System clock frequency | $\begin{aligned} & 32 \mathrm{MHz}(+5.0 \mathrm{~V} \pm 10 \%) \\ & 16 \mathrm{MHz}(+3.0 \mathrm{~V} \pm 10 \%) \end{aligned}$ |  |  |  |  |
|  | Package | FPT-80P-M05/FPT-80P-M06 |  |  |  |  |
|  | Process | CMOS |  |  |  |  |

- MB90675 Series

| Part number <br> Parameter |  | MB90676 | MB90677 | MB90678 | MB90T678 | MB90P678 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Classification |  | Mass production products |  |  |  | One-time PROM product |
| $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Number of instructions | 340 |  |  |  |  |
|  | Minimum execution time | 62.5 ns at 4 MHz (PLL: with multiply-by-4 setting) |  |  |  |  |
|  | RAM size | 1.64 Kbytes | 2 Kbytes | 3 Kbytes |  |  |
|  | ROM size | $\begin{gathered} 32 \text { Kbytes } \\ \text { (internal mask ROM) } \end{gathered}$ | 48 Kbytes (internal mask ROM) | 64 Kbytes (internal mask ROM) | None | 64 Kbytes (internal OTPROM) |
|  | System clock oscillation circuit | System clock/PLL clock on chip |  |  |  |  |
|  | Low-power consumption modes | Sleep, stop, CPU intermittent operation, pseudo-watch, hardware standby |  |  |  |  |
|  | Interrupts | Interrupt sources: 19 channels; priority levels: 8 (programmable); external interrupt inputs: 4 channels |  |  |  |  |
|  | Ports | Output ports (N-channel open drain): 10 <br> I/O ports (CMOS): 74 <br> Total: 84 |  |  |  |  |
|  | UARTO | 8 bits $\times 1$ channel |  |  |  |  |
|  | UART1 (SCI) | 8 bits $\times 1$ channel |  |  |  |  |
|  | A/D converter | 10-bit resolution $\times 8$ channels |  |  |  |  |
|  | 24-bit free-run timer | 24 bits $\times 1$ channel |  |  |  |  |
|  | ICU (input capture) | 24 bits $\times 4$ channels |  |  |  |  |
|  | OCU (output compare) | 24 bits $\times 8$ channels |  |  |  |  |
|  | 8-bit PPG timer | 8 bits $\times 2$ channels |  |  |  |  |
|  | 16-bit reload timer | 16 bits $\times 2$ channels |  |  |  |  |
|  | ${ }^{12} \mathrm{C}$ interface | 8 bits $\times 1$ channel |  |  |  |  |
|  | Watchdog timer function | On chip |  |  |  |  |
|  | Power supply voltage | +2.7 V to +5.5 V |  |  |  |  |
|  | Operating temperature | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |  |
|  | System clock frequency | $\begin{aligned} & 32 \mathrm{MHz}(+5.0 \mathrm{~V} \pm 10 \%) \\ & 16 \mathrm{MHz}(+3.0 \mathrm{~V} \pm 10 \%) \end{aligned}$ |  |  |  |  |
|  | Package | FPT-100P-M05/FPT-100P-M06 |  |  |  |  |
|  | Process | CMOS |  |  |  |  |

## PIN ASSIGNMENT

(Top view)


MB90671/672/673/P673/T673
(FPT-80P-M05)

(Top view)

(Top view)


## PIN DESCRIPTION

| Pin no. |  |  |  | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LQFP*1 | QFP*2 | LQFP*3 | QFP ${ }^{* 4}$ |  |  |  |
| 62 | 64 | 80 | 82 | X0 | $\underset{\text { (Oscillation) }}{\text { A }}$ | Crystal oscillator pins |
| 63 | 65 | 81 | 83 | X1 |  |  |
| $\begin{aligned} & 65 \\ & \text { to } \\ & 72 \end{aligned}$ | $\begin{aligned} & 67 \\ & \text { to } \\ & 74 \end{aligned}$ | $\begin{aligned} & 83 \\ & \text { to } \\ & 90 \end{aligned}$ | $\begin{aligned} & 85 \\ & \text { to } \\ & 92 \end{aligned}$ | P00 to P07 | $\begin{gathered} \mathrm{B} \\ (\mathrm{CMOS}) \end{gathered}$ | General-purpose I/O ports This function is valid in single-chip mode. |
|  |  |  |  | AD00 to AD07 |  | I/O pins for the lower 8 bits of the external address/ data bus <br> This function is valid in modes where the external bus is enabled. |
| $\begin{aligned} & 73 \\ & \text { to } \\ & 80 \end{aligned}$ | $\begin{aligned} & 75 \\ & \text { to } \\ & 80, \\ & 1, \\ & 2 \end{aligned}$ | $\begin{aligned} & 91 \\ & \text { to } \\ & 98 \end{aligned}$ | $\begin{gathered} 93 \\ \text { to } \\ 100 \end{gathered}$ | P10 to P17 | $\begin{gathered} \mathrm{B} \\ (\mathrm{CMOS}) \end{gathered}$ | General-purpose I/O ports This function is valid in single-chip mode. |
|  |  |  |  | AD08 to AD15 |  | I/O pins for the upper 8 bits of the external address/ data bus <br> This function is valid in modes where the external bus is enabled. |
|  |  |  |  | WI0 to WI7 |  | Wake-up interrupt I/O pins This function is valid in single-chip mode. When external interrupts are enabled, external interrupt inputs may be used at any time. It is necessary to stop port output when external interrupt inputs, except using port output deliberately. |
| $\begin{gathered} 1 \\ \text { to } \\ 4 \end{gathered}$ | $\begin{gathered} 3 \\ \text { to } \\ 6 \end{gathered}$ | $\begin{gathered} 99 \\ 100 \\ 1, \\ 2 \end{gathered}$ | $\begin{gathered} 1 \\ \text { to } \\ 4 \end{gathered}$ | P20 to P23 | $\begin{gathered} \mathrm{B} \\ (\mathrm{CMOS}) \end{gathered}$ | General-purpose I/O ports This function is valid either in single-chip mode or when the external address output control register specification is "port." |
|  |  |  |  | A16 to A19 |  | External address bus output pins A16 to A19 This function is valid in modes where the external bus is enabled and the upper address control register specification is "address." |
| 5,6 | 7, 8 | 3, 4 | 5,6 | P24, P25 | $\underset{(\mathrm{CMOS} / \mathrm{H})}{\mathrm{E}}$ | General-purpose I/O ports This function is always valid. |
|  |  |  |  | TIN0, TIN1 |  | Reload timer 0 and 1 event input pins During reload timer input operations, reload timer inputs may be used at any time. It is necessary to stop port output when reload timer inputs, except using port output deliberately. |
| 7, 8 | 9, 10 | 5, 6 | 7, 8 | P26, P27 | $\underset{(\mathrm{EMOS} / \mathrm{H})}{\mathrm{E}}$ | General-purpose I/O ports This function is valid when the reload timer 0 and 1 output is disabled. |
|  |  |  |  | $\begin{aligned} & \text { TOT0, } \\ & \text { TOT1 } \end{aligned}$ |  | Reload timer 0 and 1 output pins This function is valid when the reload timer 0 and 1 output is enabled. |

*1: FPT-80P-M05
*2: FPT-80P-M06
*3: FPT-100P-M05
*4: FPT-100P-M06

| Pin no. |  |  |  | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LQFP*1 | QFP*2 | LQFP*3 | QFP* ${ }^{* 4}$ |  |  |  |
| 10 | 12 | 7 | 9 | P30 | $\stackrel{\mathrm{B}}{(\mathrm{CMOS})}$ | General-purpose I/O port This function is valid in single-chip mode. |
|  |  |  |  | ALE |  | Address latch enable output pin This function is valid in modes where the external bus is enabled. |
| 11 | 13 | 8 | 10 | P31 | $\begin{gathered} \mathrm{B} \\ (\mathrm{CMOS}) \end{gathered}$ | General-purpose I/O port This function is valid in single-chip mode. |
|  |  |  |  | $\overline{\overline{R D}}$ |  | Read strobe output pin for the data bus This function is valid in modes where the external bus is enabled. |
| 12 | 14 | 10 | 12 | P32 | $\begin{gathered} \mathrm{B} \\ (\mathrm{CMOS}) \end{gathered}$ | General-purpose I/O port This function is valid in single-chip mode or when WRL pin output is disabled. |
|  |  |  |  | WRL |  | Write strobe output pin for the lower eight bits of the data bus <br> This function is valid in modes where the external bus is enabled and WRL pin output is enabled. |
| 13 | 15 | 11 | 13 | P33 | $\begin{gathered} \mathrm{B} \\ (\mathrm{CMOS}) \end{gathered}$ | General-purpose I/O port <br> This function is valid in single-chip mode, external bus eight-bit mode, or when WRH pin output is disabled. |
|  |  |  |  | $\overline{\text { WRH }}$ |  | Write strobe output pin for the upper eight bits of the data bus <br> This function is valid in modes where the external bus 16 -bit mode is enabled, and WRH pin output is enabled. |
| 14 | 16 | 12 | 14 | P34 | $\begin{gathered} \mathrm{B} \\ (\mathrm{CMOS}) \end{gathered}$ | General-purpose I/O port This function is valid in single-chip mode and when the hold function is disabled. |
|  |  |  |  | HRQ |  | Hold request input pin <br> This function is valid in a mode where the external bus is enabled and the hold function is enabled. |
| 15 | 17 | 13 | 15 | P35 | $\begin{gathered} \mathrm{B} \\ (\mathrm{CMOS}) \end{gathered}$ | General-purpose I/O port <br> This function is valid in single-chip mode and when the hold function is disabled. |
|  |  |  |  | $\overline{\text { HAK }}$ |  | Hold acknowledge output pin This function is valid in a mode where the external bus is enabled and the hold function is enabled. |
| 16 | 18 | 14 | 16 | P36 | $\begin{gathered} \mathrm{B} \\ (\mathrm{CMOS}) \end{gathered}$ | General-purpose I/O port <br> This function is valid in single-chip mode and when the external ready function is disabled. |
|  |  |  |  | RDY |  | Ready input pin <br> This function is valid in a mode where the external bus is enabled and the external ready function is enabled. |

*1: FPT-80P-M05
(Continued)
*2: FPT-80P-M06
*3: FPT-100P-M05
*4: FPT-100P-M06

| Pin no. |  |  |  | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LQFP*1 | QFP*2 | LQFP*3 | QFP*4 |  |  |  |
| 17 | 19 | 15 | 17 | P37 | $\begin{gathered} \mathrm{B} \\ (\mathrm{CMOS}) \end{gathered}$ | General-purpose I/O port This function is valid in single-chip mode and when the CLK output is disabled. |
|  |  |  |  | CLK |  | CLK output pin This function is valid in a mode where the external bus is enabled and the CLK output is enabled. |
| 18 | 20 | 16 | 18 | P40 | $\underset{(\mathrm{CMOS} / \mathrm{H})}{\mathrm{E}}$ | General-purpose I/O port This function is always valid. |
|  |  |  |  | SINO |  | UART0 serial data input pin During UARTO input operations, UARTO inputs may be used at any time. It is necessary to stop port output when UART0 inputs, except using port output deliberately. |
| 19 | 21 | 17 | 19 | P41 | $\underset{(\mathrm{CMOS} / \mathrm{H})}{\mathrm{E}}$ | General-purpose I/O port This function is valid when the UART0 serial data output is disabled. |
|  |  |  |  | SOT0 |  | UARTO serial data output pin This function is valid when the UARTO serial data output is enabled. |
| 20 | 22 | 18 | 20 | P42 | $\underset{(\mathrm{CMOS} / \mathrm{H})}{\mathrm{E}}$ | General-purpose I/O port This function is valid when the UART0 clock output is disabled. |
|  |  |  |  | SCK0 |  | UARTO clock I/O pin <br> This function is valid when the UARTO clock output is enabled. <br> During UARTO input operations, UARTO inputs may be used at any time. It is necessary to stop port output when UART0 inputs, except using port output deliberately. |
| 21 | 23 | 19 | 21 | P43 | $\underset{(\mathrm{CMOS} / \mathrm{H})}{\mathrm{E}}$ | General-purpose I/O port This function is always valid. |
|  |  |  |  | SIN1 |  | UART1 serial data input pin During UART1 input operations, UART1 inputs may be used at any time. It is necessary to stop port output when UART1 inputs, except using port output deliberately. |
| 22 | 24 | 20 | 22 | P44 | $\underset{(\mathrm{CMOS} / \mathrm{H})}{ }$ | General-purpose I/O port This function is valid when the UART1 serial data output is disabled. |
|  |  |  |  | SOT1 |  | UART1 serial data output pin This function is valid when the UART1 serial data output is enabled. |

*1: FPT-80P-M05
(Continued)
*2: FPT-80P-M06
*3: FPT-100P-M05
*4: FPT-100P-M06

| Pin no. |  |  |  | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LQFP*1 | QFP*2 | LQFP*3 | QFP* ${ }^{* 4}$ |  |  |  |
| 23 | 25 | 22 | 24 | P45 | $\underset{(\mathrm{CMOS} / \mathrm{H})}{\mathrm{E}}$ | General-purpose I/O port This function is valid when the UART1 clock output is disabled. |
|  |  |  |  | SCK1 |  | UART1 clock I/O pin During UART1 input operations, UART1 inputs may be used at any time. It is necessary to stop port output when UART1 inputs, except using port output deliberately. |
| 24 | 26 | 23 | 25 | P46 | $\underset{(\mathrm{CMOS} / \mathrm{H})}{\mathrm{E}}$ | General-purpose I/O port This function is valid when the PPG timer 0 waveform output is disabled. |
|  |  |  |  | PPG0 |  | PPG timer 0 output pin This function is valid when the PPG timer 0 waveform output is enabled. |
| 25 | 27 | 24 | 26 | P47 | $\underset{(\mathrm{CMOS} / \mathrm{H})}{\mathrm{E}}$ | General-purpose I/O port This function is always valid. |
|  |  |  |  | $\overline{\text { ATG }}$ |  | A/D converter trigger input pin During A/D converter input operations, A/D converter inputs may be used at any time. It is necessary to stop port output when $A / D$ converter inputs, except using port output deliberately. |
| 26 | 28 | 32 | 34 | AV cc | Power supply | Analog circuit power supply pin This power supply must only be turned on or off when electric potential of AV cc or greater is applied to Vcc . |
| 27 | 29 | 33 | 35 | AVRH | Power supply | Analog circuit reference voltage input pin This pin must only be turned on or off when electric potential of AVRH or greater is applied to AVcc . |
| 28 | 30 | 34 | 36 | AVRL | Power supply | Analog circuit reference voltage input pin |
| 29 | 31 | 35 | 37 | AVss | Power supply | Analog circuit power supply (GND) pin |
| $\begin{aligned} & 30, \\ & 31, \\ & 33 \end{aligned}$ | $\begin{aligned} & 32, \\ & 33, \\ & 35 \\ & \text { to } \\ & 40 \end{aligned}$ | $\begin{aligned} & 36 \\ & \text { to } \\ & 39, \\ & 41 \\ & \text { to } \\ & 44 \end{aligned}$ | 38to41,43to46 | P50 to P57 | $\begin{gathered} \text { C } \\ \text { (CMOS/N-ch } \\ \text { open-drain) } \end{gathered}$ | Open-drain type I/O ports The input function is valid when the analog input enable register specification is "port". |
| $\begin{aligned} & \text { to } \\ & 38 \end{aligned}$ |  |  |  | AN0 to AN7 |  | A/D converter analog input pins This function is valid when the analog input enable register specification is "AD". |
| $\begin{aligned} & 39 \\ & \text { to } \\ & 41 \end{aligned}$ | $\begin{aligned} & 41 \\ & \text { to } \\ & 43 \end{aligned}$ | $\begin{aligned} & 47 \\ & \text { to } \\ & 49 \end{aligned}$ | $\begin{aligned} & 49 \\ & \text { to } \\ & 51 \end{aligned}$ | MD0 to MD2 | $\begin{gathered} \mathrm{F} \\ (\mathrm{CMOS}) \end{gathered}$ | Operating mode selection input pins Connect directly to Vcc or Vss. |
| 42 | 44 | 50 | 52 | HST | $\begin{gathered} \mathrm{G} \\ (\mathrm{H}) \end{gathered}$ | Hardware standby input pin |

*1: FPT-80P-M05
(Continued)
*2: FPT-80P-M06
*3: FPT-100P-M05
*4: FPT-100P-M06

| Pin no. |  |  |  | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LQFP ${ }^{* 1}$ | QFP*2 | LQFP*3 | QFP* ${ }^{* 4}$ |  |  |  |
| $\begin{aligned} & 43 \\ & \text { to } \\ & 46 \end{aligned}$ | $\begin{aligned} & 45 \\ & \text { to } \\ & 48 \end{aligned}$ | $\begin{aligned} & 51 \\ & \text { to } \\ & 54 \end{aligned}$ | $\begin{aligned} & 53 \\ & \text { to } \\ & 56 \end{aligned}$ | P60 to P63 | $\underset{(\mathrm{CMOS} / \mathrm{H})}{\mathrm{E}}$ | General-purpose I/O ports This function is always valid. |
|  |  |  |  | INTO to INT3 |  | External interrupt request input pins When external interrupts are enabled, external interrupt inputs may be used at any time. It is necessary to stop port output when external interrupt inputs, except using port output deliberately. |
| $\begin{aligned} & 47 \\ & \text { to } \\ & 50 \end{aligned}$ | $\begin{aligned} & 49 \\ & \text { to } \\ & 52 \end{aligned}$ | $\begin{aligned} & 55 \\ & \text { to } \\ & 58 \end{aligned}$ | $\begin{aligned} & 57 \\ & \text { to } \\ & 60 \end{aligned}$ | P64 to P67 | (CMOS/H) | General-purpose I/O ports This function is always valid. |
|  |  |  |  | ASR0 to ASR3 |  | ICU0 to 3 data sample input pins During ICU operations, ICU inputs may be used at any time. <br> It is necessary to stop port output when ICU inputs, except using port output deliberately. |
| $\begin{aligned} & 51 \\ & \text { to } \\ & 58 \end{aligned}$ | $\begin{aligned} & 53 \\ & \text { to } \\ & 60 \end{aligned}$ | $\begin{aligned} & 59 \\ & \text { to } \\ & 66 \end{aligned}$ | $\begin{aligned} & 61 \\ & \text { to } \\ & 68 \end{aligned}$ | P70 to P77 | $\underset{(\mathrm{CMOS} / \mathrm{H})}{\mathrm{E}}$ | General-purpose I/O ports This function is valid when the OCU waveform output is disabled. |
|  |  |  |  | DOT0 toDOT7 |  | OCU0 and 1 waveform output pins This function is valid when the OCU waveform output is enabled and the port output is set. |
| 59 | 61 | 25 | 27 | P80 | $\underset{(\mathrm{CMOS} / \mathrm{H})}{\mathrm{E}}$ | General-purpose I/O port This function is valid when the PPG timer 1 waveform output is disabled. |
|  |  |  |  | PPG1 |  | PPG timer 1 output pin This function is valid when the PPG timer 1 waveform output is enabled. |
| 60 | 62 | 75 | 77 | $\overline{\mathrm{RST}}$ | $\begin{gathered} \mathrm{H} \\ (\mathrm{CMOS} / \mathrm{H}) \end{gathered}$ | External reset request input pin |
| 64 | 66 | $\begin{aligned} & 21, \\ & 82 \end{aligned}$ | $\begin{aligned} & 23, \\ & 84 \end{aligned}$ | V cc | Power supply | Digital circuit power supply pin |
| $\begin{aligned} & 9, \\ & 32, \\ & 61 \end{aligned}$ | $\begin{aligned} & 11, \\ & 34, \\ & 63 \end{aligned}$ | $\begin{aligned} & 9, \\ & 40, \\ & 79 \end{aligned}$ | $\begin{aligned} & 11, \\ & 42, \\ & 81 \end{aligned}$ | Vss | Power supply | Digital circuit power supply (GND) pin |
| - | - | $\begin{aligned} & 26 \\ & \text { to } \\ & 31 \end{aligned}$ | $\begin{aligned} & 28 \\ & \text { to } \\ & 33 \end{aligned}$ | P81 to P86 | $\underset{(\mathrm{CMOS} / \mathrm{H})}{\mathrm{E}}$ | General-purpose I/O ports This function is always valid. |
| - | - | 45 | 47 | P90 | $\begin{gathered} \mathrm{D} \\ (\mathrm{NMOS} / \mathrm{H}) \end{gathered}$ | Open-drain type I/O port This function is always valid. |
|  |  |  |  | SDA |  | $I^{2} \mathrm{C}$ interface data $\mathrm{I} / \mathrm{O}$ pin This function is valid when $I^{2} \mathrm{C}$ interface operations are enabled. Set port output to high impedance (PDR = 1) during $\mathrm{I}^{2} \mathrm{C}$ interface operations. |

*1: FPT-80P-M05
(Continued)
*2: FPT-80P-M06
*3: FPT-100P-M05
*4: FPT-100P-M06
(Continued)

| Pin no. |  |  |  | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LQFP*1 | QFP*2 | LQFP*3 | QFP*4 |  |  |  |
| - | - | 46 | 48 | P91 | $\begin{gathered} \mathrm{D} \\ (\mathrm{NMOS} / \mathrm{H}) \end{gathered}$ | Open-drain type I/O port This function is always valid. |
|  |  |  |  | SCL |  | ${ }^{12} \mathrm{C}$ interface clock I/O pin This function is valid when $\mathrm{I}^{2} \mathrm{C}$ interface operations are enabled. Set port output to high impedance (PDR = 1) during ${ }^{2} \mathrm{C}$ interface operations. |
| - | - | $\begin{aligned} & 67 \\ & \text { to } \\ & 74 \end{aligned}$ | $\begin{aligned} & 69 \\ & \text { to } \\ & 76 \end{aligned}$ | PA0 to PA7 | $\underset{(\mathrm{CMOS} / \mathrm{H})}{\mathrm{E}}$ | General-purpose I/O ports This function is always valid. |
| - | - | $\begin{aligned} & 76 \\ & \text { to } \\ & 78 \end{aligned}$ | $\begin{aligned} & 78 \\ & \text { to } \\ & 80 \end{aligned}$ | PB0 to PB2 | $\begin{gathered} \mathrm{E} \\ (\mathrm{CMOS} / \mathrm{H}) \end{gathered}$ | General-purpose I/O ports This function is always valid. |

*1: FPT-80P-M05
*2: FPT-80P-M06
*3: FPT-100P-M05
*4: FPT-100P-M06

## I/O CIRCUIT TYPE

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| A |  | - 3 MHz to 32 MHz <br> - Oscillation feedback resistor: approximately $1 \mathrm{M} \Omega$ |
| B |  | - CMOS-level I/O (with standby control) <br> - Pull-up option selectable (with standby control) |
| C |  | - N-ch open-drain output <br> - CMOS-level hysteresis input (with A/D control) |
| D |  | - NMOS open-drain output <br> - CMOS-level hysteresis input (with standby control) |

(Continued)

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| E |  | - CMOS-level output <br> - CMOS-level hysteresis input (with standby control) <br> - Pull-up option selectable (with standby control) |
| F |  | - CMOS-level input (without standby control) <br> - Pull-up/pull-down option selectable (without standby control) <br> - The MD2 pin has the pull-down resistor selected (this selection is fixed) in the mask ROM version; no option is available for non-mask ROM version. |
| G |  | - CMOS-level hysteresis input (without standby control) |
| H |  | - CMOS-level hysteresis input (without standby control) <br> - Pull-up option selectable (without standby control) |

## HANDLING DEVICES

## 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to the input or output pins other than medium-and high voltage pins or if higher than the voltage which shown on " $\square$ Absolute Maximum Ratings" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

In addition, for the same reasons take care to prevent the analog power supply from exceeding the digital power supply.

## 2. Treatment of Unused Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistors.

## 3. Precautions when Using an External Clock

When an external clock is used, drive X0 only.

## Using an External Clock



## 4. Power Supply Pins

When there are several $\mathrm{V}_{\mathrm{cc}}$ and $\mathrm{V}_{\text {ss }}$ pins, those pins that should have the same electric potential are connected within the device when the device is designed in order to prevent misoperation, such as latchup. However, all of those pins must be connected to the power supply and ground externally in order to reduce unnecessary emissions, prevent misoperation of strobe signals due to an increase in the ground level, and to observe the total output current standards.

In addition, give a due consideration to the connection in that current supply be connected to Vcc and Vss with the lowest possible impedance.

Finally, it is recommended to connect a capacitor of about $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\mathrm{cc}}$ and V ss near this device as a bypass capacitor.

## 5. Crystal Oscillation Circuit

Noise in the vicinity of the X0 and X1 pins will cause this device to operate incorrectly. Design the printed circuit board so that the bypass capacitor connecting X0, X1 and the crystal oscillator (or ceramic oscillator) to ground is located as close to the device as possible.

In addition, because printed circuit board artwork in which the area around the X0 and X1 pins is surrounded by ground provides stable operation, such an arrangement is strongly recommended.

## 6. Sequence for Applying the A/D Converter Power Supply and the Analog Inputs

Always be sure to apply the digital power supply ( $\mathrm{V}_{\mathrm{cc}}$ ) before applying the $\mathrm{A} / \mathrm{D}$ converter power supply ( AV cc, AVRH, and AVRL) and the analog inputs (AN0 to AN7).
In addition, when the power is turned off, turn off the A/D converter power supply and the analog inputs first, and then turn off the digital power supply.
Whether applying or cutting off the power, be certain that AVRH does not exceed $A V$ cc. (Turning on or off the analog and digital power supplies simultaneously will not cause any problems.)

## 7. "MOV @AL, AH" and "MOVW @AL, AH" Instructions

When the above instructions are used in the I/O space, an unnecessary write (\#FF, \#FFFF) may be performed on the internal bus. This problem can be avoided by using a function that causes the compiler/assembler to generate an NOP immediately before either the above instructions. This problem does not arise when accessing the RAM space.

■ PROGRAMMING TO THE OTPROM ON THE MB90P673/P678
In EPROM mode, the MB90P673/P678 OTPROM functions equivalent to the MBM27C1000. This allows the PROM to be programmed with a general-purpose EPROM programmer by using the dedicated socket adapter.
However, the MB90P673/P678 does not support electronic signature (device identification code) mode.

## 1. EPROM Programmer Socket Adapter and Recommended Programmer Manufacturer

| Part no. | Package | Compatible socket adapter Sun Hayato Co., Ltd. | Minato Electronics Inc. |  |  | Data I/O Co., Ltd. |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1890A | 1891 | 1930 | UNSITE | 3900 | 2900 |
| MB90P673PF | QFP-80 | ROM-80QF-32DP-16L | - |  |  | - |  |  |
| MB90P673PFV | SQFP-80 | ROM-80SQF-32DP-16L | - |  |  | - |  |  |
| MB90P678PF | QFP-100 | ROM-100QF-32DP-16L | - |  |  | - |  |  |
| MB90P678PFV | SQFP-100 | ROM-100SQF-32DP-16L | Recommended |  |  | Recommended |  |  |

Inquiry: Sun Hayato Co., Ltd.: TEL: (81)-3-3986-0403
FAX: (81)-3-5396-9106
Minato Electronics Inc.: TEL: USA (1)-916-348-6066 JAPAN (81)-45-591-5611
Data I/O Co., Ltd.: TEL: USA/ASIA (1)-206-881-6444 EUROPE (49)-8-985-8580

## 2. EPROM Mode Pin Assignments

- MBM27C1000 compatible pins

| MBM27C1000 |  | MB90P673/MB90P678 |  |
| :---: | :---: | :---: | :---: |
| Pin no . | Pin name | Pin no. | Pin name |
| 1 | Vpp |  | MD2 |
| 2 | OE |  | P32 |
| 3 | A15 |  | P17 |
| 4 | A12 |  | P14 |
| 5 | A07 |  | P27 |
| 6 | A06 |  | P26 |
| 7 | A05 |  | P25 |
| 8 | A04 |  | P24 |
| 9 | A03 |  | P23 |
| 10 | A02 |  | P22 |
| 11 | A01 |  | P21 |
| 12 | A00 |  | P20 |
| 13 | D00 |  | P00 |
| 14 | D01 |  | P01 |
| 15 | D02 |  | P02 |
| 16 | GND |  | Vss |


| MBM27C1000 |  | MB90P673/MB90P678 |  |
| :---: | :---: | :---: | :---: |
| Pin no. | Pin name | Pin no. | Pin name |
| 32 | Vcc |  | Vcc |
| 31 | PGM |  | P33 |
| 30 | N.C. |  | - |
| 29 | A14 |  | P16 |
| 28 | A13 |  | P15 |
| 27 | A08 |  | P10 |
| 26 | A09 |  | P11 |
| 25 | A11 |  | P13 |
| 24 | A16 |  | P30 |
| 23 | A10 |  | P12 |
| 22 | $\overline{\mathrm{CE}}$ |  | P31 |
| 21 | D07 |  | P07 |
| 20 | D06 |  | P06 |
| 19 | D05 |  | P05 |
| 18 | D04 |  | P04 |
| 17 | D03 |  | P03 |

- Non-MBM27C1000 compatible pins

| Pin no. | Pin name | Treatment |
| :---: | :---: | :---: |
|  | $\begin{array}{\|l\|} \hline \text { MD0 } \\ \text { MD1 } \\ \text { X0 } \end{array}$ | Connect a pull-up resistor of $4.7 \mathrm{k} \Omega$. |
|  | X1 | OPEN |
|  | AVcc <br> AVRH <br> P37 <br> P40 to P47 <br> P50 to P57 <br> P60 to P67 <br> P70 to P77 <br> P80 to P86 <br> P90 <br> P91 <br> PA0 to PA7 <br> PB0 to PB2 | Connect a pull-up resistor of about $1 \mathrm{M} \Omega$ to each pin. |

- Power supply, GND connection pins

| Classification | Pin no. | Pin name |
| :--- | :--- | :--- |
| Power supply | See "Pin Assignment." | HST <br>  <br>  <br> GND |
| GND |  | P34 |
|  |  | P35 |
|  | See "Pin Assignment." | P36 |
|  |  | RST |
|  |  | AVRL |
|  |  | AVss |
|  |  | Vss |

Note: P81 to P86, P90, P91, PA0 to PA7, and PB0 to PB2 are found only in the MB90675 series.

## 3. Program Mode

In the MB90P673/P678, all of the bits are set to " 1 " when the IC is shipped from Fujitsu and after erasure. To input data, program the IC by selectively setting the desired bits to " 0 ". Bits cannot be set to " 1 " electrically.

## 4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM with microcontroller program.


## 5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of $100 \%$ cannot be assured at all times.

## 6. Programming Procedure

(1) Set the EPROM programmer to the MBM27C1000.
(2) Load the program data into the EPROM programmer at address ${ }^{\star 1}$ to 1 FFFFH. (The ROM addresses from address ${ }^{\star 2}$ to FFFFFFH in normal operating mode correspond to address*1 to 1FFFFH in EPROM mode.) When specifying option data, load the data into the addresses specified "7, PROM Option Bitmap."

The memory space for EPROM mode is diagrammed below.


| Product | Address ${ }^{* 1}$ | Address *2 | Number of bytes |
| :--- | :---: | :---: | :---: |
| MB90P673 | 14000 H | FF4000H | 48 Kbytes |
| MB90P678 | $10000_{\mathrm{H}}$ | FF0000H | 64 Kbytes |

The 00 bank PROM mirror is 48 Kbytes. (This is a mirror for FF4000н to FFFFFFн.)
(3) Insert the MB90P673/P678 in the socket adapter, and mount the socket adapter on the EPROM programmer. Pay attention to the orientation of the device and of the socket adapter when doing so.
(4) Activate the programming.

Notes: • Because the mask ROM products (MB90671/672/673/676/677/678) do not have an EPROM mode, they cannot read data from the EPROM programmer.

- Contact the sales department when purchasing an EPROM programmer.


## 7. OTPROM Option Bitmap

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00000H | Vacancy | $\begin{aligned} & \hline \text { RST } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0:Yes } \end{aligned}$ | Vacancy | $\begin{aligned} & \hline \text { MD1 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0:Yes } \end{aligned}$ | $\begin{aligned} & \hline \text { MD1 } \\ & \text { Pull-down } \\ & \text { 1: No } \\ & 0: \text { Yes } \end{aligned}$ | MDO <br> Pull-up <br> 1: No <br> 0 :Yes | $\begin{array}{\|l} \hline \text { MD0 } \\ \text { Pull-down } \\ \text { 1: No } \\ 0: \text { Yes } \end{array}$ | Vacancy |
| 00004 | $\begin{aligned} & \text { P07 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & 0: \text { Yes } \end{aligned}$ | P06 Pull-up 1: No 0:Yes | $\begin{aligned} & \text { P05 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & 0: \text { Yes } \end{aligned}$ | P04 Pull-up 1: No 0:Yes | P03 Pull-up 1: No 0:Yes | P02 Pull-up 1: No $0: Y e s$ | P01 Pull-up 1: No 0:Yes | $\begin{array}{\|l\|} \hline \text { P00 } \\ \text { Pull-up } \\ \text { 1: No } \\ \text { 0: Yes } \end{array}$ |
| 00008H | P17 <br> Pull-up <br> 1: No <br> 0: Yes | P16 Pull-up 1: No 0:Yes | $\begin{aligned} & \text { P15 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0: Yes } \end{aligned}$ | P14 Pull-up 1: No 0:Yes | P13 Pull-up 1: No 0:Yes | P12 Pull-up 1: No 0:Yes | P11 <br> Pull-up <br> 1: No <br> 0:Yes | P10 Pull-up 1: No 0 :Yes |
| 0000С ${ }_{\text {H }}$ | P27 <br> Pull-up <br> 1: No <br> 0 : Yes | $\begin{array}{\|l\|} \hline \text { P26 } \\ \text { Pull-up } \\ \text { 1: No } \\ \text { 0: Yes } \end{array}$ | $\begin{array}{\|l} \hline \text { P25 } \\ \text { Pull-up } \\ \text { 1: No } \\ \text { 0:Yes } \end{array}$ | P24 Pull-up 1: No 0:Yes | $\begin{aligned} & \text { P23 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & 0: \text { Yes } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { P22 } \\ \text { Pull-up } \\ \text { 1: No } \\ \text { 0: Yes } \end{array}$ | $\begin{array}{\|l\|} \hline \text { P21 } \\ \text { Pull-up } \\ \text { 1: No } \\ \text { 0: Yes } \end{array}$ | P20 <br> Pull-up <br> 1: No <br> 0 :Yes |
| 00010H | P37 <br> Pull-up <br> 1: No <br> 0: Yes | P36 Pull-up 1: No $0: Y e s$ | P35 Pull-up 1: No 0:Yes | P34 Pull-up 1: No 0 : Yes | P33 Pull-up 1: No 0 0:Yes | P32 <br> Pull-up <br> 1: No <br> 0 : Yes | P31 Pull-up 1: No 0 :Yes | P30 Pull-up 1: No 0 :Yes |
| 00014н | $\begin{aligned} & \text { P47 } \\ & \text { Pull-up } \\ & 1: \text { No } \\ & 0: \text { Yes } \end{aligned}$ | $\begin{aligned} & \text { P46 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0:Yes } \end{aligned}$ | $\begin{aligned} & \text { P45 } \\ & \text { Pull-up } \\ & 1: \text { No } \\ & 0: \text { Yes } \end{aligned}$ | P44 Pull-up 1: No 0:Yes | $\begin{aligned} & \text { P43 } \\ & \text { Pull-up } \\ & 1: \text { No } \\ & 0: \text { Yes } \end{aligned}$ | P42 <br> Pull-up <br> 1: No <br> 0:Yes | P41 <br> Pull-up <br> 1: No <br> 0:Yes | P40 <br> Pull-up <br> 1: No <br> 0:Yes |
| 0001CH | P67 <br> Pull-up <br> 1: No <br> 0:Yes | P66 Pull-up 1: No 0 :Yes | P65 Pull-up 1: No 0:Yes | P64 Pull-up 1: No 0:Yes | P63 Pull-up 1: No 0: Yes | $\begin{array}{\|l\|} \hline \text { P62 } \\ \text { Pull-up } \\ \text { 1: No } \\ \text { 0:Yes } \end{array}$ | P61 <br> Pull-up <br> 1: No <br> 0 :Yes | P60 Pull-up 1: No 0 :Yes |
| 00020н | P77 <br> Pull-up <br> 1: No <br> 0: Yes | P76 <br> Pull-up <br> 1: No <br> 0 0:Yes | P75 <br> Pull-up <br> 1: No <br> 0 : Yes | P74 <br> Pull-up <br> 1: No <br> 0 : Yes | P73 <br> Pull-up <br> 1: No <br> 0 0:Yes | P72 <br> Pull-up <br> 1: No <br> 0 : Yes | P71 <br> Pull-up <br> 1: No <br> 0 0:Yes | P70 <br> Pull-up <br> 1: No <br> 0 0:Yes |
| 00024 | Vacancy | $\begin{aligned} & \text { P86 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0:Yes } \end{aligned}$ | $\begin{aligned} & \text { P85 } \\ & \text { Pull-up } \\ & 1: \text { No } \\ & 0: \text { Yes } \end{aligned}$ | P84 Pull-up 1: No 0:Yes | $\begin{aligned} & \text { P83 } \\ & \text { Pull-up } \\ & 1: \text { No } \\ & 0: \text { Yes } \end{aligned}$ | $\begin{aligned} & \text { P82 } \\ & \text { Pull-up } \\ & 1: \text { No } \\ & 0: \text { Yes } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { P81 } \\ \text { Pull-up } \\ \text { 1: No } \\ 0: \text { Yes } \end{array}$ | P80 Pull-up 1: No 0 :Yes |
| 00028H | PA5 <br> Pull-up <br> 1: No <br> 0:Yes | PA4 Pull-up 1: No 0:Yes | PA3 <br> Pull-up <br> 1: No <br> 0:Yes | PA2 <br> Pull-up <br> 1: No <br> 0: Yes | PA1 Pull-up 1: No 0:Yes | PAO <br> Pull-up <br> 1: No <br> 0:Yes | Vacancy | Vacancy |
| 0002CH | Vacancy | Vacancy | Vacancy | PB2 Pull-up 1: No 0:Yes | PB1 Pull-up 1: No 0:Yes | PBO Pull-up 1: No 0:Yes | PA7 <br> Pull-up <br> 1: No <br> 0 : Yes | PA6 Pull-up 1: No 0 :Yes |

Notes: • Do not write " 0 " to the vacant bits and for addresses other than those indicated above.

- The pull-up option for P81 to P86, PA0 to PA7, and PB0 to PB2 exists only for the MB90P678. Write "1" to these bits in the MB90P673.


## BLOCK DIAGRAM



## F²MC-16L CPU PROGRAMMING MODEL



## MEMORY MAP



| Product | Address \#1 | Address \#2 | Address \#3 |
| :---: | :---: | :---: | :---: |
| MB90671 | FFC000 | 00С000н | 000380н |
| MB90672 | FF8000 ${ }_{\text {H }}$ | 008000н | 000780н |
| MB90673/P673 | FF4000н | 004000н | 000900н |
| MB90676 | FF8000н | 008000н | 000780н |
| MB90677 | FF4000н | 004000н | 000900н |
| MB90678/P678 | FFOOOOH | 004000н | 000D00н |

Notes: • While the ROM data image of bank FF can be seen in the upper portion of bank 00, this is done only to permit effective use of the C compiler's small model. Because the lower 16 bits are the same, it is possible to reference tables in ROM without declaring the "far" specification in the pointer.
However, because the ROM area in the MB90678/P678 exceeds 48 Kbytes, the image for FF4000 to FFFFFFF can be seen in bank 00, while FF0000н to $\mathrm{FF}^{2} \mathrm{FFFF}_{\boldsymbol{H}}$ can only be seen in bank FF.

- In the MB90670/675 series, the upper four bits of addresses are not output to the external bus. As a result, the maximum memory space that can actually be accessed is 1 MB . In addition, the same address is accessed by image at the address in a different bank.
- In order to prevent the contents of memory and I/O from being destroyed when accessed by image, it is recommended that programs be written so that the number of banks accessed by the external bus be limited to 16 with different addresses.
Note that this same situation arises even when masking upper addresses through the external address output control register.


## I/O MAP

| Address | Register | Register name | Access ${ }^{* 7}$ | Resource name | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 000000н | Port 0 data register | PDR0 | R/W | Port 0 | XXXXXXXX |
| 000001н | Port 1 data register | PDR1 | R/W | Port 1 | XXXXXXXX |
| 000002н | Port 2 data register | PDR2 | R/W | Port 2 | XXXXXXXX |
| 000003н | Port 3 data register | PDR3 | R/W | Port 3 | XXXXXXXX |
| 000004н | Port 4 data register | PDR4 | R/W | Port 4 | XXXXXXXX |
| 000005н | Port 5 data register | PDR5 | R/W | Port 5 | 11111111 |
| 000006н | Port 6 data register | PDR6 | R/W | Port 6 | XXXXXXXX |
| 000007н | Port 7 data register | PDR7 | R | Port 7 | XXXXXXXX |
| 000008н | Port 8 data register | PDR8 | R/W | Port 8*5 | -XXXXXXX |
| 000009н | Port 9 data register | PDR9 | R/W | Port 9*5 | -------11 |
| $00000 \mathrm{AH}_{\text {н }}$ | Port A data register | PDRA | R/W | Port A*5 | XXXXXXXX |
| 00000В ${ }^{\text {¢ }}$ | Port B data register | PDRB | R/W | Port B*5 | $-----X X X$ |
| $\begin{aligned} & 00000 \mathrm{CH}_{\mathrm{H}} \\ & \text { to 0 } \mathrm{E} \end{aligned}$ | Vacancy | - | *3 | - | - |
| 00000FH | Wake-up interrupt flag register | EIFR | R/W | Wake-up interrupt | -------0 |
| 000010н | Port 0 direction register | DDR0 | R/W | Port 0 | 00000000 |
| 000011н | Port 1 direction register | DDR1 | R/W | Port 1 | 00000000 |
| 000012 | Port 2 direction register | DDR2 | R/W | Port 2 | 00000000 |
| 000013н | Port 3 direction register | DDR3 | R/W | Port 3 | 00000000 |
| 000014н | Port 4 direction register | DDR4 | R/W | Port 4 | 00000000 |
| 000015 | Analog input enable register | ADER | R/W | Port 5 | 11111111 |
| 000016 ${ }^{\text {H }}$ | Port 6 direction register | DDR6 | R/W | Port 6 | 00000000 |
| 000017 ${ }^{\text {H }}$ | Port 7 direction register | DDR7 | R/W | Port 7 | 00000000 |
| 000018н | Port 8 direction register | DDR8 | R/W | Port 8*5 | -0000000 |
| 000019н | Vacancy | - | - | - | - |
| 00001 Ан | Port A direction register | DDRA | R/W | Port A*5 | 00000000 |
| 00001Bн | Port B direction register | DDRB | R/W | Port B*5 | -----000 |
| $\begin{aligned} & 00001 \text { CH }^{0} \\ & \text { to 1Ен } \end{aligned}$ | Vacancy | - | *3 | - | - |
| 00001 FH | Wake-up interrupt enable register | EICR | W | Wake-up interrupt | 00000000 |
| 000020н | Mode control register 0 | UMC | R/W! | UARTO | 00000100 |
| 000021н | Status register 0 | USR | R/W! |  | 00010000 |
| 000022н | Input data register 0/ output data register 0 | UIDR /UODR | R/W |  | XXXXXXXX |
| 000023н | Rate and data register 0 | URD | R/W |  | 00000000 |


| Address | Register | Register name | Access ${ }^{* 7}$ | Resource name | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 000024н | Serial mode register 1 | SMR | R/W | UART1 (SCI) | 00000000 |
| 000025н | Serial control register 1 | SCR | R/W! |  | 00000100 |
| 000026н | Serial input data register 1/ Serial output data register 1 | $\begin{array}{\|l\|} \hline \text { SIDR/ } \\ \text { SODR } \end{array}$ | R/W |  | XXXXXXXX |
| 000027н | Serial status register 1 | SSR | R/W! |  | 00001-00 |
| 000028н | Interrupt/DTP enable register | ENIR | R/W | DTP/external interrupt | ---00000 |
| 000029н | Interrupt/DTP source register | EIRR | R/W |  | ---00000 |
| 00002Ан | Request level setting register | ELVR | R/W |  | 00000000 |
| 00002В ${ }_{\text {н }}$ | Vacancy | - | - | - | - |
| 00002CH | A/D converter control status register | ADCS | R/W! | A/D converter | 00000000 |
| 00002D |  |  |  |  | 00000000 |
| 00002Ен | A/D converter data register | ADCR | R/W! |  | XXXXXXXX |
| 00002F ${ }^{\text {\% }}$ |  |  |  |  | 000000XX |
| 000030н | PPG0 operating mode control register | PPGC0 | R/W | PPG0 | 0-000001 |
| 000031н | PPG1 operating mode control register | PPGC1 | R/W | PPG1 | 00000001 |
| $\begin{array}{r} 000032 \mathrm{H} \\ \text { to 33н } \end{array}$ | Vacancy | - | *3 | - | - |
| 000034н | PPG0 reload register | PRLLO/ PRLH0 | R/W | PPG0 | XXXXXXXX |
| 000035н |  |  |  |  | XXXXXXXX |
| 000036н | PPG1 reload register | PRLL1/ PRLH1 | R/W | PPG1 | XXXXXXXX |
| 000037 ${ }^{\text {¢ }}$ |  |  |  |  | XXXXXXXX |
| 000038н | Control status register | TMCSR0 | R/W! | 16-bit reload timer 0 | 00000000 |
| 000039н |  |  |  |  | ----0000 |
| 00003Ан | 16-bit timer register/16-bit reload register | TMRO/ TMRLR0 | R/W |  | XXXXXXXX |
| 00003Bн |  |  |  |  | XXXXXXXX |
| 00003CH | Control status register | TMCSR1 | R/W! | 16-bit reload timer 1 | 00000000 |
| 00003D ${ }^{\text {¢ }}$ |  |  |  |  | ----0000 |
| 00003Eн | 16-bit timer register/16-bit reload register | TMR1/ <br> TMRLR1 | R/W |  | XXXXXXXX |
| 00003F ${ }_{\text {H }}$ |  |  |  |  | XXXXXXXX |
| 000040н | $1^{2} \mathrm{C}$ bus status register | IBSR | R | $1^{2} \mathrm{C}$ bus IF*6 | 00000000 |
| 000041н | $I^{2} \mathrm{C}$ bus control register | IBCR | R/W |  | 00000000 |
| 000042н | $I^{2} \mathrm{C}$ bus clock selection register | ICCR | R/W |  | --0 XXXXX |
| 000043н | $I^{2} \mathrm{C}$ bus address register | IADR | R/W |  | -XXXXXXX |
| 000044н | $1^{2} \mathrm{C}$ bus data register | IDAR | R/W |  | XXXXXXXX |

(Continued)

| Address | Register | Register name | Access ${ }^{* 7}$ | Resource name | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline 000045 \mathrm{H} \\ & \text { to } 4 \mathrm{~F}_{\mathrm{H}} \end{aligned}$ | Vacancy | - | *3 | - | - |
| 000050н | Free-run timer control register | TCCR | R/W! | 24-bit free-run timer | 11000000 |
| 000051н |  |  |  |  | --111111 |
| 000052н | ICU control register | ICC | R/W | ICU | 00000000 |
| 000053н |  |  |  |  | 00000000 |
| 000054н | Free-run timer lower 16-bit data register | TCRL | R | 24-bit free-run timer | 00000000 |
| 000055н |  |  |  |  | 00000000 |
| 000056н | Free-run timer upper 16-bit data register | TCRH | R |  | 00000000 |
| 000057 ${ }^{\text {H }}$ |  |  |  |  | 00000000 |
| 000058н | OCU control register 00 | CCR00 | R/W | OCU0 | 11110000 |
| 000059н |  |  |  |  | ----0000 |
| 00005Ан | OCU control register 01 | CCR01 | R/W |  | ----0000 |
| 00005Вн |  |  |  |  | 00000000 |
| $00005 \mathrm{CH}_{\text {H }}$ | OCU control register 10 | CCR10 | R/W | OCU1 | 11110000 |
| 00005Dн |  |  |  |  | ----0000 |
| 00005Eн | OCU control register 11 | CCR11 | R/W |  | ----0000 |
| 00005FH |  |  |  |  | 00000000 |
| 000060н | ICU lower data register 0 | ICROL | R | ICU | XXXXXXXX |
| 000061н |  |  |  |  | XXXXXXXX |
| 000062н | ICU upper data register 0 | ICROH | R |  | XXXXXXXX |
| 000063н |  |  |  |  | 00000000 |
| 000064н | ICU lower data register 1 | ICR1L | R |  | XXXXXXXX |
| 000065 |  |  |  |  | XXXXXXXX |
| 000066н | ICU upper data register 1 | ICR1H | R |  | XXXXXXXX |
| 000067 ${ }_{\text {H }}$ |  |  |  |  | 00000000 |
| 000068н | ICU lower data register 2 | ICR2L | R |  | XXXXXXXX |
| 000069н |  |  |  |  | XXXXXXXX |
| 00006Ан | ICU upper data register 2 | ICR2H | R |  | XXXXXXXX |
| 00006Вн |  |  |  |  | 00000000 |
| 00006CH | ICU lower data register 3 | ICR3L | R |  | XXXXXXXX |
| 00006D |  |  |  |  | XXXXXXXX |

(Continued)

| Address | Register | Register name | Access ${ }^{* 7}$ | Resource name | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00006Eн | ICU upper data register 3 | ICR3H | R | ICU | XXXXXXXX |
| 00006Fн |  |  |  |  | 00000000 |
| 000070 ${ }^{\text {H }}$ | OCU compare lower data register 0 | CPR00L | R/W | OCU0 | 0000000 |
| 000071н |  |  |  |  | 0000000 |
| 000072н | OCU compare upper data register 0 | CPROOH | R/W |  | 00000000 |
| 000073н |  |  |  |  | 0000000 |
| 000074н | OCU compare lower data register 1 | CPR01L | R/W |  | 0000000 |
| 000075 |  |  |  |  | 0000000 |
| 000076н | OCU compare upper data register 1 | CPR01H | R/W |  | 0000000 |
| 000077н |  |  |  |  | 0000000 |
| 000078н | OCU compare lower data register 2 | CPR02L | R/W |  | 00000000 |
| 000079н |  |  |  |  | 0000000 |
| 00007Ан | OCU compare upper data register 2 | CPR02H | R/W |  | 0000000 |
| 00007Вн |  |  |  |  | 00000000 |
| $00007 \mathrm{CH}^{\text {¢ }}$ | OCU compare lower data register 3 | CPR03L | R/W |  | 0000000 |
| 00007Dн |  |  |  |  | 00000000 |
| 00007Ен | OCU compare upper data register 3 | CPR03H | R/W |  | 0000000 |
| 00007FH |  |  |  |  | 00000000 |
| 000080н | OCU compare lower data register 4 | CPR04L | R/W | OCU1 | 0000000 |
| 000081н |  |  |  |  | 00000000 |
| 000082н | OCU compare upper data register 4 | CPR04H | R/W |  | 0000000 |
| 000083н |  |  |  |  | 00000000 |
| 000084н | OCU compare lower data register 5 | CPR05L | R/W |  | 0000000 |
| 000085 ${ }^{\text {H }}$ |  |  |  |  | 0000000 |
| 000086н | OCU compare upper data register 5 | CPR05H | R/W |  | 0000000 |
| 000087 ${ }^{\text {H }}$ |  |  |  |  | 0000000 |
| 000088н | OCU compare lower data register 6 | CPR06L | R/W |  | 00000000 |
| 000089н |  |  |  |  | 0000000 |
| 00008Ан | OCU compare upper data register 6 | CPR06H | R/W |  | 0000000 |
| 00008Bн |  |  |  |  | 0000000 |
| $00008 \mathrm{CH}_{\mathrm{H}}$ | OCU compare lower data register 7 | CPR07L | R/W |  | 00000000 |
| 00008D ${ }_{\text {н }}$ |  |  |  |  | 0000000 |

(Continued)
(Continued)

| Address | Register | Register name | Access ${ }^{* 7}$ | Resource name | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00008Ен | OCU compare upper data register 7 | CPR07H | R/W | OCU1 | 00000000 |
| 00008F ${ }_{\text {H }}$ |  |  |  |  | 00000000 |
| 000090н to $9 \mathrm{E}_{\mathrm{H}}$ | System reserved area | - | *1 | - | - |
| 00009Fн | Delayed interrupt source generation/ release register | DIRR | R/W | Delayed interrupt generation module | -------0 |
| 0000A0н | Low power consumption mode control register | LPMCR | R/W! | Low-power consumption | 00011000 |
| 0000A1н | Clock selection register | CKSCR | R/W! | Low-power consumption | 11111100 |
| $\begin{aligned} & \text { 0000А2н } \\ & \text { to A4н } \end{aligned}$ | Vacancy | - | *3 | - | - |
| 0000A5 | Automatic ready function selection register | ARSR | W | External pin | 0011--00 |
| 0000A6н | External address output control register | HACR | W | External pin | ----0000 |
| 0000A7н | Bus control signal selection register | EPCR | W | External pin | 0000*00- |
| 0000А8 | Watchdog timer control register | WDTC | R/W! | Watchdog timer | XXXXX111 |
| 0000A9н | Timebase timer control register | TBTC | R/W! | Timebase timer | 1--00100 |
| $\begin{gathered} \text { 0000AAH } \\ \text { to AF } \end{gathered}$ | Vacancy | - | *3 | - | - |
| 0000B0н | Interrupt control register 00 | ICR00 | R/W! |  | 00000111 |
| 0000B1н | Interrupt control register 01 | ICR01 | R/W! |  | 00000111 |
| 0000B2н | Interrupt control register 02 | ICR02 | R/W! |  | 00000111 |
| 0000B3н | Interrupt control register 03 | ICR03 | R/W! |  | 00000111 |
| 0000B4н | Interrupt control register 04 | ICR04 | R/W! |  | 00000111 |
| 0000B5 | Interrupt control register 05 | ICR05 | R/W! |  | 00000111 |
| 0000B6н | Interrupt control register 06 | ICR06 | R/W! |  | 00000111 |
| 0000B7н | Interrupt control register 07 | ICR07 | R/W! |  | 00000111 |
| 0000В8н | Interrupt control register 08 | ICR08 | R/W! | controller | 00000111 |
| 0000B9н | Interrupt control register 09 | ICR09 | R/W! |  | 00000111 |
| 0000ВАн | Interrupt control register 10 | ICR10 | R/W! |  | 00000111 |
| 0000BBн | Interrupt control register 11 | ICR11 | R/W! |  | 00000111 |
| 0000BCH | Interrupt control register 12 | ICR12 | R/W! |  | 00000111 |
| 0000BD | Interrupt control register 13 | ICR13 | R/W! |  | 00000111 |
| 0000ВЕн | Interrupt control register 14 | ICR14 | R/W! |  | 00000111 |
| 0000BF | Interrupt control register 15 | ICR15 | R/W! |  | 00000111 |
| $\begin{gathered} 0000 \mathrm{COH}_{\mathrm{H}} \\ \text { to } \mathrm{FF}_{\mathrm{H}} \end{gathered}$ | External area *2 | - | - | - | - |

Explanation of initial values
0 : The initial value of this bit is " 0 ".
1 : The initial value of this bit is " 1 ".
*: The initial value of this bit is either " 1 " or " 0 ". (The value is determined by the level of the MD0 to 2 pins.)
X : The initial value of this bit is undefined.
-: This bit is not used. No initial value is defined.
*1: Access prohibited.
*2: The only area available for the external access below address 0000FFH is this area. Accesses to these addresses are handled as accesses to an external I/O area.
*3: Areas labelled "Vacancy" in the I/O map are reserved areas; accesses to these areas are handled accesses to internal areas. No access signal is generated for the external bus.
*4: Only bit 15 can be read. Writes to other bits are used for testing. Reading any bit from bit 10 to 15 returns a " 0 ".
*5: P81 to P86, P90, P91, PA0 to PA7, and PB0 to PB2 do not exist in the MB90670 series. Therefore, the bits corresponding to these pins are unused.
*6: The ${ }^{2} \mathrm{C}$ C bus interface is not included in the MB90670 series. Therefore, this area is treated as "Vacancy" in the MB90670 series.
*7: Registers for which "R/W!" is indicated in the "Access" column contain some read-only or write-only bits. For details, refer to the "Register configuration" for the resource in question.

Note: For write-only bits, the value to be initialized on reset is described as the initial value. Note that the value of this bit is not the one for reading out.
In addition, the LPMCR, CKSCR, and WDTC may or may not be initialized, depending on the type of reset. The value indicated is the initial value in those cases where the register is initialized.

INTERRUPT SOURCES AND THEIR INTERRUPT VECTORS AND INTERRUPT CONTROL REGISTERS

| Interrupt source | $\mathrm{El}^{2} \mathrm{OS}$ support | Interrupt vector |  |  | Interrupt control register |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Address | ICR | Address |
| Reset | $\times$ | \# 08 | 08н | FFFFDC | - | - |
| INT9 instruction | $\times$ | \# 09 | 09н | FFFFD8 ${ }_{\text {¢ }}$ | - | - |
| Exception | $\times$ | \# 10 | ОАн | FFFFD4 ${ }_{\text {H }}$ | - | - |
| External interrupt \#0 | $\bigcirc$ | \# 11 | OBH | FFFFDOH | ICR00 | 0000B0н |
| External interrupt \#1 | $\bigcirc$ | \# 12 | OCH | FFFFCC ${ }_{\text {н }}$ |  |  |
| External interrupt \#2 | $\bigcirc$ | \# 13 | ODH | FFFFC8 ${ }_{\text {н }}$ | ICR01 | 0000B1н |
| External interrupt \#3 | $\bigcirc$ | \# 14 | OEн | FFFFFC4 |  |  |
| OCU \# 0 | $\bigcirc$ | \# 15 | OFH | FFFFCOH | ICR02 | 0000В2н |
| OCU \# 1 | $\bigcirc$ | \# 16 | 10н | FFFFBC ${ }_{\text {н }}$ |  |  |
| OCU \# 2 | $\bigcirc$ | \# 17 | 11н | FFFFFB8 | ICR03 | 0000B3н |
| OCU \# 3 | $\bigcirc$ | \# 18 | 12H | FFFFB4 ${ }_{\text {н }}$ |  |  |
| OCU \# 4 | $\bigcirc$ | \# 19 | 13н | FFFFFB0 | ICR04 | 0000B4H |
| OCU \# 5 | $\bigcirc$ | \# 20 | 14H | FFFFACH |  |  |
| OCU \# 6 | $\bigcirc$ | \# 21 | 15 H | FFFFA8 ${ }_{\text {H }}$ | ICR05 | 0000B5 |
| OCU \# 7 | $\bigcirc$ | \# 22 | 16H | FFFFA4 ${ }_{\text {н }}$ |  |  |
| 24-bit free-run timer overflow | $\bigcirc$ | \# 23 | 17\% | FFFFAOH | ICR06 | 0000B6н |
| 24-bit free-run timer intermediate bit | $\bigcirc$ | \# 24 | 18H | FFFF9C ${ }_{\text {¢ }}$ |  |  |
| ICU \# 0 | $\bigcirc$ | \# 25 | 19н | FFFF98 ${ }_{\text {H }}$ | ICR07 | 0000B7H |
| ICU \# 1 | $\bigcirc$ | \# 26 | 1Ан | FFFF94 ${ }_{\text {H }}$ |  |  |
| ICU \# 2 | $\bigcirc$ | \# 27 | 1Вн | FFFF90 ${ }_{\text {H }}$ | ICR08 | 0000B8н |
| ICU \# 3 | $\bigcirc$ | \# 28 | $1 \mathrm{CH}^{\text {¢ }}$ | FFFF88 ${ }_{\text {H }}$ |  |  |
| 16-bit reload timer \#0/PPG\#0 | $\triangle$ | \# 29 | 1D ${ }_{\text {¢ }}$ | FFFF88 ${ }_{\text {H }}$ | ICR09 | 0000B9н |
| 16-bit reload timer \#1/PPG\#1 | $\triangle$ | \# 30 | 1Ен | FFFFF84 |  |  |
| A/D converter measurement complete | $\bigcirc$ | \# 31 | 1 FH | FFFF80 ${ }_{\text {H }}$ | ICR10 | 0000ВАн |
| Wake-up interrupt | $\times$ | \# 33 | 21H | FFFF78 ${ }_{\text {H }}$ | ICR11 | 0000BBн |
| Time-base timer interval interrupt | $\times$ | \# 34 | 22н | FFFF74 ${ }_{\text {H }}$ |  |  |
| UART1 transmission complete | $\bigcirc$ | \# 35 | 23н | FFFF70 ${ }_{\text {H }}$ | ICR12 | 0000BCH |
| UART0 transmission complete | $\bigcirc$ | \# 36 | 24 н | FFFF66 ${ }_{\text {H }}$ |  |  |
| UART1 reception complete | $\bigcirc$ | \# 37 | 25 H | FFFF68 ${ }_{\text {H }}$ | ICR13 | 0000BDн |
| ${ }^{2} \mathrm{C}$ C interface* | $\times$ | \# 38 | 26- | FFFF64 ${ }_{\text {H }}$ |  |  |

(Continued)

| Interrupt source | El²OS support | Interrupt vector |  |  | Interrupt control register |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | No. |  | Address | ICR | Address |
| UART0 reception complete | $\bigcirc$ | \# 39 | 27\% | FFFF60 ${ }_{\text {H }}$ | ICR14 | 0000ВЕн |
| Delayed interrupt generation module | $\times$ | \# 42 | 2 2н $^{\text {¢ }}$ | FFFF54 | ICR15 | 0000BF ${ }_{\text {H }}$ |

*: Because the MB90670 series does not include the $I^{2} \mathrm{C}$ interface, this interrupt vector is not used.
Notes: • O indicates EI²OS support (without stop requests), © indicates EI²OS support (with stop requests), $\times$ indicates without $\mathrm{El}^{2} \mathrm{OS}$ support, and $\triangle$ indicates that the 16 -bit reload timer supports EI2OS, while the PPG does not.

- Do not set El²OS startup in an ICRXX that does not support El2OS.
- Because different interrupt sources share interrupt vector numbers \#29 and \#30, use the interrupt enable bits in each of the peripherals to select the interrupt source.
- When $E I^{2} O S$ is used for the following sources that share interrupt vector numbers, the interrupt enable bit of each peripheral must be active for only one interrupt source:

Interrupt number
16-bit reload timer \#0 and PPG\#0: \#29
16-bit reload timer \#1 and PPG\#1: \#30
Note that because PPG does not support $\mathrm{El}^{2} \mathrm{OS}$, the PPG interrupt must be disabled when using $\mathrm{El}^{2} \mathrm{OS}$ with the 16-bit reload timer.

## PERIPHERALS

## 1. Parallel Ports

(1) I/O Ports

When not being used as output pins by their corresponding peripherals, all pins except for ports 5,7 and 9 can be individually specified for input or output by setting the corresponding location in the port direction register. When reading a port data register during input, the value is always read as the pin level; when reading a port data register during output, the value latched in the port data register is read. This also applies to the read portion of a read-modify-write operation.

When reading a port data register used as a control output, the data being output as the control output is read, regardless of the value of the port direction register.

If read-modify-write instructions (bit set instruction, etc.) are used to access this register, the bit that is the focus of the instruction is set to the prescribed value, but the contents of the output register corresponding to any other bits for which the input setting has been made are overwritten with the current input value of the corresponding pin. Therefore, when switching a pin that was being used for input over to output, first write the desired value to the port data register, and then write " 1 " to the port direction register.

Reading and writing an I/O port differs from reading and writing memory as follows:

- Input mode

Reads: The read data is the level of the corresponding pin.
Writes: The write data is stored in the output latch. The data is not output to the pin.

- Output mode

Reads: The read data is the value stored in the PDR.
Writes: The write data is both stored in the output latch and output to the pin.

## - Block Diagram



## (2) Open-drain Port

Ports 5 and 9 are general-purpose I/O ports with an open-drain output. Port 5 also can serve as an analog input; when port 5 is used as a general-purpose port, always be sure to set the corresponding bits in ADER to " 0 ". Port 9 also serve as an $I^{2} C I / O$; when port 9 is used as a general-purpose port, be sure to stop $I^{2} C$ operations.

When ports 5 and 9 are used as input ports, it is necessary set the output port data register value to " 1 " in order to turn off the open drain output transistor; it is also necessary to connect a pull-up resistor to the external pins. In addition, depending on the instruction used to read these bits, one of the following two operations is performed:

- When read by a read-modify-write instruction:

The contents of the output port data register are read. Even if pins are forcibly set to "0" externally, the contents of the bits not specified by the instruction do not change.

- When read by any other instruction:

The pin level can be read.
When used as output ports, the pin values can be changed by writing the desired value to the corresponding output port data register.

In addition, a " 0 " is always read when reading pins corresponding to bits for which a " 1 " is set in the ADER.

## - Block Diagram



## (3) Output Ports

For port 7, when the port direction register is set for output, the value set in DOT0 to 3 bits of CCR01 and CCR11 register of the OCU is output. In addition, the data that is read from the data register in this state is the value being output on the pins.

If the port direction register is set for input, the value set in the DOT0 to 3 bits of CCR01 and CCR11 register of the OCU is not output; the input value on the pin is read.

## - Block Diagram



## (4) Register Configuration

| Bit | 15/7 | 14/6 | 13/5 | 12/4 | 11/3 | 10/2 | 9/1 | 8/0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address : 000000 н | P07 | P06 | P05 | P04 | P03 | P02 | P01 | P00 |
| Address: 000001 н | P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 |
| Address: 000002 н | P27 | P26 | P25 | P24 | P23 | P22 | P21 | P20 |
| Address: 000003 ${ }^{\text {H }}$ | P37 | P36 | P35 | P34 | P33 | P32 | P31 | P30 |
| Address: 000004 H | P47 | P46 | P45 | P44 | P43 | P42 | P41 | P40 |
| Address: 000005 H | P57 | P56 | P55 | P54 | P53 | P52 | P51 | P50 |
| Address: 000006 H | P67 | P66 | P65 | P64 | P63 | P62 | P61 | P60 |
| Address : 000007 H | P77 | P76 | P75 | P74 | P73 | P72 | P71 | P70 |
| Address : 000008 ${ }_{\text {H }}$ | - | P86 | P85 | P84 | P83 | P82 | P81 | P80 |
| Address : 000009 ${ }_{\text {H }}$ | - | - | - | - | - | - | P91 | P90 |
| Address : 00000A H $^{\text {H }}$ | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PAO |
| Address : 00000 ${ }_{\text {н }}$ | - | - | - | - | - | PB2 | PB1 | PB0 |
| Bit | 15/7 | 14/6 | 13/5 | 12/4 | 11/3 | 10/2 | 9/1 | 8/0 |
| Address : 000010 н | P07 | P06 | P05 | P04 | P03 | P02 | P01 | P00 |
| Address: 000011 H | P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 |
| Address: 000012 н | P27 | P26 | P25 | P24 | P23 | P22 | P21 | P20 |
| Address: 000013 ${ }^{\text {H }}$ | P37 | P36 | P35 | P34 | P33 | P32 | P31 | P30 |
| Address : 000014 H | P47 | P46 | P45 | P44 | P43 | P42 | P41 | P40 |
| Address: 000015 H | P57 | P56 | P55 | P54 | P53 | P52 | P51 | P50 |
| Address: 000016 H | P67 | P66 | P65 | P64 | P63 | P62 | P61 | P60 |
| Address : 000017 H | P77 | P76 | P75 | P74 | P73 | P72 | P71 | P70 |
| Address: 000018 ${ }^{\text {H}}$ | - | P86 | P85 | P84 | P83 | P82 | P81 | P80 |
| Address: 00001A н $^{\text {}}$ | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PAO |
| Address : 00001B H | - | - | - | - | - | PB2 | PB1 | PB0 |

Port 0 data register (PDRO)
Port 1 data register (PDR1)
Port 2 data register (PDR2) Port 3 data register (PDR3) Port 4 data register (PDR4) Port 5 data register (PDR5) Port 6 data register (PDR6) Port 7 data register (PDR7) Port 8 data register (PDR8) Port 9 data register (PDR9) Port A data register (PDRA) Port B data register (PDRB) Port 0 direction register (DDR0) Port 1 direction register (DDR1) Port 2 direction register (DDR2) Port 3 direction register (DDR3) Port 4 direction register (DDR4) Analog input enable register (ADER) Port 6 direction register (DDR6) Port 7 direction register (DDR7) Port 8 direction register (DDR8) Port A direction register (DDRA) Port B direction register (DDRB)

Note: P81 to P86, P90, P91, PA0 to PA7, and PB0 to PB2 are provided only in the MB90675 series; they are not available in the MB90670 series.

## 2. UARTO

The UARTO is a serial I/O port used for synchronous or asynchronous communications with external devices; the features of this module are as follows:

- Full-duplex double buffer
- CLK synchronous and CLK asynchronous start-stop data transfers capable
- Supports multiprocessor mode (mode 2)
- Built-in dedicated baud rate generator (12 rates)
- Permits setting of any desired baud rate according to an external clock input or internal timer
- Variable data lengths [7 to 9 bits (no parity), 6 to 8 bits (with parity)]
- Error detection function (framing errors, overrun errors, and parity errors)
- Interrupt functions (two sources: transmission and reception)
- NRZ system as transfer format


## (1) Register Configuration

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | $\leftarrow$ Bit no.UMC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode control register 0 Address : channel 0 000020 | PEN | SBL | MC1 | MCO | SMDE | RFC | SCKE | SOE |  |
| Read/write $\rightarrow$ Initial value $\rightarrow$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (0) \end{gathered}$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (0) \end{gathered}$ | $\begin{gathered} (R / W) \\ (0) \end{gathered}$ | (R/W) <br> (0) | (R/W) <br> (0) | $\begin{gathered} (W) \\ (1) \end{gathered}$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (0) \end{gathered}$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (0) \end{gathered}$ |  |
|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | $\leftarrow$ Bit no |
| Status register 0 <br> Address: channel 0 000021 H | RDRF | ORFE | PE | TDRE | RIE | TIE | RBF | TBF | USR |
| Read/write $\rightarrow$ Initial value $\rightarrow$ | $\begin{aligned} & \text { (R) } \\ & (0) \end{aligned}$ | $\begin{aligned} & \text { (R) } \\ & (0) \end{aligned}$ | $\begin{gathered} (\mathrm{R}) \\ (0) \end{gathered}$ | $\begin{gathered} \text { (R) } \\ (1) \end{gathered}$ | (R/W) <br> (0) | $\begin{gathered} \text { (R/W) } \\ (0) \end{gathered}$ | $\begin{aligned} & (\mathrm{R}) \\ & (0) \end{aligned}$ | $\begin{aligned} & (\mathrm{R}) \\ & (0) \end{aligned}$ |  |

Input data register 0/ output data register 0 Address : channel 0000022 н

$\leftarrow$ Bit no. UIDR (read)/ UODR (write)

Read/write $\rightarrow$ (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)
Initial value $\rightarrow \quad(\mathrm{X}) \quad(\mathrm{X}) \quad(\mathrm{X}) \quad(\mathrm{X}) \quad(\mathrm{X}) \quad(\mathrm{X}) \quad(\mathrm{X}) \quad(\mathrm{X})$

Rate and data register 0
Address: channel 0 000023н
Read/write $\rightarrow$ Initial value $\rightarrow$
(0)
(0)
(0)
(0)
(0)
(0)
(0)
(0)
(0)
(2) Block Diagram


## 3. UART1 (SCI)

The UART is a serial I/O port used for CLK asynchronous (start-stop synchronization) communications or for CLK synchronous (I/O extended serial) communications. The features of this module are described below:

- Full-duplex double buffer
- CLK asynchronous (start-stop synchronization) communications and CLK synchronous (I/O extended serial) communications capable
- Supports multiprocessor mode
- Built-in dedicated baud rate generator

CLK asynchronous: 62500, 31250, 19230, 9615, 4808, 2404 and 1202 bps
CLK synchronous: $2 \mathrm{Mbps}, 1 \mathrm{Mbps}$, 500 Kbps , and 250 Kbps

- Permits setting of any desired baud rate according to an external clock input
- Error detection function (parity errors, framing errors, and overrun errors)
- NRZ code as transfer signal
- Supports Intelligent I/O Service


## (1) Register Configuration

| Serial mode register 1 Address : channel 1 |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | $\leftarrow$ Bit no. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ${ }^{1} 000024{ }^{\text {H }}$ | MD1 | MD0 | CS2 | CS1 | CS0 | BCH | SCKE | SOE | SMR |
|  | Read/write $\rightarrow$ Initial value $\rightarrow$ | $\begin{gathered} \text { (R/W) } \\ (0) \end{gathered}$ | $\begin{gathered} (R / W) \\ (0) \end{gathered}$ | $\begin{gathered} \text { (R/W) } \\ (0) \end{gathered}$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (0) \end{gathered}$ | $\begin{gathered} (R / W) \\ (0) \end{gathered}$ | $\begin{gathered} (R / W) \\ (0) \end{gathered}$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (0) \end{gathered}$ | $\begin{gathered} \text { (R/W) } \\ (0) \end{gathered}$ |  |
| Serial control register 1 <br> Address: channel 1 000025H |  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | $\begin{aligned} & \leftarrow \text { Bit no. } \\ & \text { SCR } \end{aligned}$ |
|  |  | PEN | P | SBL | CL | A/D | REC | RXE | TXE |  |
|  | Read/write $\rightarrow$ Initial value $\rightarrow$ | $\begin{gathered} \text { (R/W) } \\ (0) \end{gathered}$ | (R/W) (0) | $\begin{gathered} \text { (R/W) } \\ (0) \end{gathered}$ | (R/W) (0) | (R/W) (0) | (W) <br> (1) | $(R / W)$ (0) | (R/W) (0) |  |

Serial input data register 1/ Serial output data register 1 Address : channel 1

000026 н

|  | 6 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

$\leftarrow$ Bit no. SIDR (read)/ SODR (write)

Read/write $\rightarrow(R / W)(R / W)(R / W)(R / W) \quad(R / W)(R / W)(R / W)(R / W)$ Initial value $\rightarrow \quad(\mathrm{X}) \quad(\mathrm{X}) \quad(\mathrm{X}) \quad(\mathrm{X}) \quad(\mathrm{X}) \quad(\mathrm{X}) \quad(\mathrm{X}) \quad(\mathrm{X})$

Serial status register 1
Address: channel 1 000027 н

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | $\leftarrow$ Bit no. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PE | ORE | FRE | RDRF | TDRE | - | RIE | TIE | SSR |


| Read/write $\rightarrow$ | $(\mathrm{R})$ | $(\mathrm{R})$ | $(\mathrm{R})$ | $(\mathrm{R})$ | $(\mathrm{R})$ | $(-)$ | $(\mathrm{R} / \mathrm{W})$ | $(\mathrm{R} / \mathrm{W})$ |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Initial value $\rightarrow$ | $(0)$ | $(0)$ | $(0)$ | $(0)$ | $(1)$ | $(-)$ | $(0)$ | $(0)$ |

## (2) Block Diagram



## 4. 10-bit 8-channel A/D Converter (with 8-bit Resolution Mode)

The 10-bit 8-channel A/D converter converts analog input voltage into a digital value. The features of this module are as follows:

- Conversion time: Minimum of $6.13 \mu \mathrm{~s}$ per channel ( 98 machine cycles/ 16 MHz machine clock, including sampling time)
- Sampling time: Minimum of $3.75 \mu \mathrm{~s}$ per channel ( 60 machine cycles $/ 16 \mathrm{MHz}$ machine clock)
- RC-type successive approximation conversion method with sample and hold circuit
- 10-bit/8-bit resolution
- Analog input is selectable by software from among 8 channels

Single-conversion mode: Selects and converts one channel.
Scan conversion mode: Converts several consecutive channels (up to eight channels can be programmed). Continuous conversion mode: Repeatedly converts the specified channel.
Stop conversion mode: Pauses after converting one channel and waits until the next activation (permits synchronization of start of conversion).

- When $A / D$ conversion is completed, an "A/D conversion complete" interrupt request can be issued to the CPU. Because generating this interrupt can be used to activate the $I^{2} O S$ and transfer the A/D conversion results to memory, this function is suitable for continuous processing.
- Activation sources can be selected from among software, an external trigger (falling edge), and 16-bit reload timer 1 (rising edge).


## (1) Register Configuration

|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | $\leftarrow$ Bit no. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A/D converter control status register upper <br> Address: 00002D н | BUSY | INT | INTE | PAUS | STS1 | STS0 | STRT | Reserved | ADCS |
| Read/write $\rightarrow$ Initial value $\rightarrow$ | $\begin{gathered} (R / W) \\ (0) \end{gathered}$ | $\begin{gathered} (R / W) \\ (0) \end{gathered}$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (0) \end{gathered}$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (0) \end{gathered}$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (0) \end{gathered}$ | $\begin{gathered} (R / W) \\ (0) \end{gathered}$ | $\begin{gathered} (W) \\ (0) \end{gathered}$ | $\stackrel{(-)}{(0)}$ |  |



A/D converter data register upper
Address: 00002F ${ }_{\text {H }}$

| $\mathrm{Read} /$ write $\rightarrow$ | $(\mathrm{R} / \mathrm{W})$ | $(\mathrm{R})$ | $(\mathrm{R})$ | $(\mathrm{R})$ | $(\mathrm{R})$ | $(\mathrm{R})$ | $(\mathrm{R})$ | $(\mathrm{R})$ |
| ---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Initial value $\rightarrow$ | $(0)$ | $(0)$ | $(0)$ | $(0)$ | $(0)$ | $(0)$ | $(\mathrm{X})$ | $(\mathrm{X})$ |

A/D converter data register lower
Address: 00002Е н

| Read/write $\rightarrow$ | $(\mathrm{R})$ | $(\mathrm{R})$ | $(\mathrm{R})$ | $(\mathrm{R})$ | $(\mathrm{R})$ | $(\mathrm{R})$ | $(\mathrm{R})$ | $(\mathrm{R})$ |
| ---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Initial value $\rightarrow$ | $(\mathrm{X})$ | $(\mathrm{X})$ | $(\mathrm{X})$ | $(\mathrm{X})$ | $(\mathrm{X})$ | $(\mathrm{X})$ | $(\mathrm{X})$ | $(\mathrm{X})$ |

(2) Block Diagram


## 5. PPG

PPG is an 8-bit reload timer module that generates PPG output through pulse output control in accordance with the timer operation.

In terms of hardware, this module consists of two 8-bit down counters, four 8-bit PPG reload registers, one 16bit PPG operating mode control register, two external pulse output pins, and two interrupt outputs. This hardware is used to implement the following functions:

- 8-bit PPG output two-channel independent operating mode: Permits independent PPG output operation on two channels.
- 16-bit PPG output operating mode: Permits PPG output operations on one 16-bit channel.
- $8+8$-bit PPG output operating mode: Permits 8 -bit PPG output operation with any cycle by using the channel 0 output as the channel 1 clock input.
- PPG output operation: Outputs a pulse waveform with any cycle and any duty ratio. Can also be used as a D/A converter by providing an external circuit.


## (1) Register Configuration



- PPG0 reload register upper
- PPG1 reload register upper

Address : channel 0 000035 H channel 1 000037н


$$
\begin{array}{ccccccccc}
\text { Read/write } \rightarrow & (\mathrm{R} / \mathrm{W}) & (\mathrm{R} / \mathrm{W}) & (\mathrm{R} / \mathrm{W}) & (\mathrm{R} / \mathrm{W}) & (\mathrm{R} / \mathrm{W}) & (\mathrm{R} / \mathrm{W}) & (\mathrm{R} / \mathrm{W}) & (\mathrm{R} / \mathrm{W}) \\
\text { Initial value } \rightarrow & (\mathrm{X}) & (\mathrm{X}) & (\mathrm{X}) & (\mathrm{X}) & (\mathrm{X}) & (\mathrm{X}) & (\mathrm{X}) & (\mathrm{X})
\end{array}
$$

- PPG0 reload register lower
- PPG1 reload register lower

Address : channel 0000034 н channel 1 000036H


Read/write $\rightarrow(\mathrm{R} / \mathrm{W})(\mathrm{R} / \mathrm{W})(\mathrm{R} / \mathrm{W})(\mathrm{R} / \mathrm{W})(\mathrm{R} / \mathrm{W})(\mathrm{R} / \mathrm{W})(\mathrm{R} / \mathrm{W})(\mathrm{R} / \mathrm{W})$ Initial value $\rightarrow \quad(\mathrm{X}) \quad(\mathrm{X}) \quad(\mathrm{X}) \quad(\mathrm{X}) \quad(\mathrm{X}) \quad(\mathrm{X}) \quad(\mathrm{X}) \quad(\mathrm{X})$
(2) Block Diagram

- Channel 0



## - Channel 1



## 6. 16-bit Reload Timer (with Event Count Function)

The 16-bit reload timer consists of a 16-bit down counter, a 16-bit reload register, one input pin (TIN), one output pin (TOUT), and a control status register. Three internal clocks and an external clock can be selected for the input clock. When in reload mode, a toggled output waveform is output, while in one-shot mode a square wave indicating that the count is in progress is output. The input pin (TIN) serves as an event input in event count mode, and can be used for trigger input or gate input in internal clock mode.
In this product, there are two channels for this timer on chip.

## (1) Register Configuration


(2) Block Diagram


## 7．24－bit Free－run Timer

The 24－bit free－run timer consists of a 24 －bit up counter，an 8 －bit output buffer，and a free－run timer control register．The counter value output from this free－run timer is used for basic time generation by the input capture and output compare units．

The interrupt functions are the timer overflow interrupt and timer intermediate bit interrupt；four different time settings can be made for the intermediate bit interrupt．

A reset clears the timer counter value for the 24 －bit free－run timer to all zeroes．

## （1）Register Configuration

|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | $\leftarrow$ Bit no． |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Free－run timer control register upper Address：000051 н | － | － | Reserved | Reserved | Reserved | Reserved | Reserved | PR0 | TCCR |
| Read／write $\rightarrow$ Initial value $\rightarrow$ | $\begin{aligned} & (-) \\ & (一) \end{aligned}$ | $\begin{aligned} & (\text { (一) } \\ & (\text { ( } \end{aligned}$ | $(一)$ <br> （1） | $(一)$ (1) | $(一)$ <br> （1） | $(一)$ <br> （1） | $(一)$ <br> （1） | $(\mathrm{R} / \mathrm{W})$ <br> （1） |  |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | $\leftarrow$ Bit no． |
| Free－run timer control register lower Address： 000050 н | STP | CLR | IVF | IVFE | TIM | TIME | TIS1 | TIS0 | TCCR |
| Read／write $\rightarrow$ Initial value $\rightarrow$ | （W） <br> （1） | （W） <br> （1） | （R／W） <br> （0） | $(\mathrm{R} / \mathrm{W})$ (0) | $\begin{gathered} (R / W) \\ (0) \end{gathered}$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (0) \end{gathered}$ | $\begin{gathered} (R / W) \\ (0) \end{gathered}$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (0) \end{gathered}$ |  |
| Free－run timer lower 16－bit data register upper Address：000055 н | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | $\leftarrow$ Bit no． |
|  |  |  |  |  |  |  |  |  | TCRL |
| Read／write $\rightarrow$ Initial value $\rightarrow$ | (R) (0) | $\begin{gathered} (R) \\ (0) \end{gathered}$ | (R) (0) | （R） （0） | $\begin{gathered} (\mathrm{R}) \\ (0) \end{gathered}$ | (R) (0) | (R) (0) | （R） （0） |  |

Free run timer lower 16－bit data register lower Address： 000054 н
 $\leftarrow$ Bit no． TCRL

| Read／write $\rightarrow$ | （R） | （R） | （R） | （R） | （R） | （R） | （R） | （R） |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Initial value $\rightarrow$ | （0） | （0） | （0） | （0） | （0） | （0） | （0） | （0） |  |
|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | $\leftarrow$ Bit no． |
|  |  |  |  |  |  |  |  |  | TCRH | 8－bit data register upper

Address： 000057 H
Read／write $\rightarrow$
（R）$\quad(\mathrm{R}) \quad(\mathrm{R})$
（R）（R）
（R）
（R）
（R） Initial value $\rightarrow$
（0）
（0）
（0）
（0）
（0）
（0）
（0）
（0）
Free run timer upper 8－bit data register lower
Address： 000056 H


Read／write $\rightarrow$
Initial value $\rightarrow$
(2) Block Diagram


## 8. OCU (Output Compare)

The output compare unit consists of a 24 -bit OCU register, a comparator, and an OCU control register. When the contents of the OCU register and the 24-bit timer counter match, the match detection signal is output. This match detection signal can be used to change the output values of the corresponding pins, or else to generate an interrupt. One output compare block consists of four channels, and time division comparisons can be made with one comparator for the four channels.
The compare precision of this OCU is four times the operation cycle of the 24 -bit free-run timer; if the 24 -bit free-run timer operates at 4 MHz , the compare precision is $1 \mu \mathrm{~s}$.
The MB90670/675 series has two of these OCUs on chip.

## (1) Register Configuration

- OCU control register 00 upper
- OCU control register 10 upper channel 1 Address: channel 0000059 н channel 1 00005D н

$\begin{array}{ccccccccc}\text { Read/write } \rightarrow & (-) & (-) & (-) & (-) & (\mathrm{R} / \mathrm{W}) & (\mathrm{R} / \mathrm{W}) & (\mathrm{R} / \mathrm{W}) & (\mathrm{R} / \mathrm{W}) \\ \text { Initial value } \rightarrow & (-) & (-) & (-) & (-) & (0) & (0) & (0) & (0)\end{array}$ Initial value $\rightarrow \quad(-) \quad(-) \quad(-) \quad(-) \quad(0) \quad(0) \quad(0) \quad$ (0)
- OCU control register 00 lower
- OCU control register 10 lower

Address: channel 0000058 H channel 100005 C н

Read/write $\rightarrow$ (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) Initial value $\rightarrow \quad(1) \quad(1) \quad(1) \quad(1) \quad(0) \quad(0) \quad(0) \quad$ (0)

- OCU control register 01 upper
- OCU control register 11 upper

Address: channel 0 00005Bн channel 1 00005F н


Read/write $\rightarrow(\mathrm{R} / \mathrm{W})(\mathrm{R} / \mathrm{W})(\mathrm{R} / \mathrm{W})(\mathrm{R} / \mathrm{W})(\mathrm{R} / \mathrm{W})(\mathrm{R} / \mathrm{W})(\mathrm{R} / \mathrm{W})(\mathrm{R} / \mathrm{W})$
Initial value $\rightarrow$
(0)
(0)
(0)
(0)
(0)
(0)
(0) (0)

- OCU control register 01 lower
- OCU control register 11 lower

Address: channel 0 00005A н channel 1 00005Ен


OCU compare lower data register upper
Address: channel 0 000071 н channel 1000075 H channel 2 000079н channel 3 00007D н channel 4 000081н channel 5 000085н channel 6 000089н channel 7 00008D н
Read/write $\rightarrow$
Initial value $\rightarrow$
(0)
(0) (0)
(0) (0)
(0) (0)
(0) (0)
(0)
(0)
(R/W
0)
(R/W)
(0)
-Bit no.
CPR00L CPR01L CPR02L CPR03L CPR04L CPR05L

OCU compare lower data register lower
Address: channel 0000070 н CPR06L channel 1000074 н channel 2000078 H channel 300007 C н channel 4000080 н channel 5000084 н channel 6000088 н channel 700008 CH

Address : channel 0000073 н channel 1000077 H channel 2 00007Bн channel $300007 \mathrm{~F}_{\mathrm{H}}$ channel 4000083 H channel 5000087 н channel 6 00008B н channel $700008 \mathrm{~F}_{\mathrm{H}}$

$$
\left.\begin{array}{l}
\text { Read/wr } \\
\text { Initial val } \\
\text { egister u } \\
00073 \text { н } \\
00077 \text { н } \\
0007 \mathrm{~B} \\
0007 \mathrm{~F} \\
00083 \text { н } \\
00087 \text { н } \\
0008 \mathrm{~B} \\
0008 \mathrm{H}
\end{array}\right\}
$$



OCU compare upper data register lower
Address: channel 0 000072 н

channel 1 000076
channel 2 00007Ан
channel 3 00007Ен
channel 4000082 H
channel 5000086 н
channel 6 00008А н channel 7 00008E н

(2) Block Diagram


Note: There are two complete compare units.
(3) Overall Configuration


## 9. ICU (Input Capture)

ICU detects the rising edge, falling edge, or both edges of an externally input waveform and then saves the counter value of the 24-bit free-run timer, while simultaneously generating an interrupt request for the CPU. The module hardware consists of four 24-bit ICU data registers and an ICU control register. There are four external input pins (AS0 to AS3), and each pin is used to implement the operation indicated below.

The capture precision of this ICU is equal to the operation cycle of the 24 -bit free-run timer; if the 24 -bit freerun timer operates at 4 MHz , the capture precision is 250 ns .

- ASO to AS3: These input pins each have one ICU register; the counter value of the 24 -bit free-run timer can be retained when the specified valid edge ( $\uparrow, \downarrow$, or $\uparrow \downarrow$ ) is generated.


## (1) Register Configuration

ICU control register upper
Address: 000053 H

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | $\leftarrow$ Bit no. <br> ICC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IRE3 | IRE2 | IRE1 | IREO | IR3 | IR2 | IR1 | IR0 |  |
| $\begin{gathered} \text { (R/W) } \\ (0) \end{gathered}$ | $\begin{gathered} \text { (R/W) } \\ (0) \end{gathered}$ | $\begin{gathered} \text { (R/W) } \\ (0) \end{gathered}$ | $\begin{gathered} \text { (R/W) } \\ (0) \end{gathered}$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (0) \end{gathered}$ | $\begin{gathered} \text { (R/W) } \\ (0) \end{gathered}$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (0) \end{gathered}$ | (R/W) <br> (0) |  |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | $\leftarrow$ Bit no. |
| EG3B | EG3A | EG2B | EG2A | EG1B | EG1A | EGOB | EG0A | ICC |
| $\begin{gathered} \text { (R/W) } \\ (0) \end{gathered}$ | (R/W) <br> (0) | (R/W) <br> (0) | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (0) \end{gathered}$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (0) \end{gathered}$ | (R/W) <br> (0) | $\begin{gathered} \text { (R/W) } \\ (0) \end{gathered}$ | (R/W) (0) |  |

ICU lower data register upper
Address: channel 0 000061н channel 1000065 H channel 2 000069н channel 300006 D н Read/write $\rightarrow$
Initial value $\rightarrow$


ICU lower data register lower
Address: channel $0{ }^{000060} \mathrm{H}$ channel 1000064 H channel 2000068 H channel 300006 C н

Read/writeInitial value $\rightarrow$

$\leftarrow$ Bit no. ICROL ICR1L ICR2L ICR3L

ICU upper data register upper
Address: channel 0000063 H channel 1000067 H channel 200006 B н channel $300006 \mathrm{~F}_{\mathrm{H}}$.


ICU upper data register upper
Address: channel 0 000062 H channel 1000066 H channel 200006 A channel 300006 E н

Read/write $\rightarrow$
Initial value $\rightarrow$ (X)

$\leftarrow$ Bit no.
ICROH
ICR1H
ICR2H ICR3H
(2) Block Diagram


## 10. DTP/External Interrupt

The DTP (Data Transfer Peripheral) is a peripheral, positioned between peripherals external to the device and the F${ }^{2} \mathrm{MC}-16 \mathrm{~L}$ CPU, that accepts DMA requests or interrupt requests generated by external peripherals and transfers them to the F²MC-16L CPU to activate the Intelligent I/O Service or interrupt processing. In the case of the Intelligent I/O Service, there are two request levels that can be selected: high and low; in the case of an external interrupt request, there are a total of four request levels that can be selected: high, low, rising edge and falling edge.

## (1) Register Configuration

| Interrupt/DTP enable register | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | $\leftarrow$ Bit no. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address : 000028 H | - | - | - | - | EN3 | EN2 | EN1 | ENO | ENIR |
| Read/write $\rightarrow$ Initial value $\rightarrow$ | $\begin{aligned} & (-) \\ & (-) \end{aligned}$ | $\begin{aligned} & (-) \\ & (-) \end{aligned}$ | $\begin{aligned} & (-) \\ & (-) \end{aligned}$ | $\begin{aligned} & (-) \\ & (-) \end{aligned}$ | $\begin{gathered} \text { (R/W) } \\ (0) \end{gathered}$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (0) \end{gathered}$ | $\begin{gathered} \text { (R/W) } \\ (0) \end{gathered}$ | $\begin{gathered} (R / W) \\ (0) \end{gathered}$ |  |
| Interrupt/DTP source register | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | $\leftarrow$ Bit no. |
| Address : 000029 ${ }_{\text {н }}$ | - | - | - | - | ER3 | ER2 | ER1 | ERO | EIRR |
| Read/write $\rightarrow$ Initial value $\rightarrow$ | $\begin{aligned} & (-) \\ & (-) \end{aligned}$ | $\begin{aligned} & (-) \\ & (-) \end{aligned}$ | $\begin{aligned} & (-) \\ & (-) \end{aligned}$ | $\begin{aligned} & (-) \\ & (-) \end{aligned}$ | $\begin{gathered} \text { (R/W) } \\ (0) \end{gathered}$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (0) \end{gathered}$ | $\begin{gathered} \text { (R/W) } \\ (0) \end{gathered}$ | $\begin{gathered} \text { (R/W) } \\ (0) \end{gathered}$ |  |
| Request level setting register | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | -Bit no. |
| Address : 00002A н | LB3 | LA3 | LB2 | LA2 | LB1 | LA1 | LBO | LAO | ELVR |
| Read/write $\rightarrow$ Initial value $\rightarrow$ | $\begin{gathered} (R / W) \\ (0) \end{gathered}$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (0) \end{gathered}$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (0) \end{gathered}$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (0) \end{gathered}$ | $\begin{gathered} \text { (R/W) } \\ (0) \end{gathered}$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (0) \end{gathered}$ | $\begin{gathered} \text { (R/W) } \\ (0) \end{gathered}$ | $\begin{gathered} (R / W) \\ (0) \end{gathered}$ |  |

## (2) Block Diagram



## 11. Wake-up Interrupt

The wake-up interrupt is a peripheral, positioned between peripherals external to the device and $F^{2} \mathrm{MC}-16 \mathrm{~L}$ CPU. This interrupt accepts interrupt requests generated by external peripherals and transfers them to the $\mathrm{F}^{2} \mathrm{MC}$ 16L CPU to acvitate interrupt processing.

An interrupt request is generated by input signal of "L" level.

## (1) Register Configuration

| Wake-up interrupt enable register <br> Address : 00001F н | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | $\leftarrow$ Bit no. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | EN7 | EN6 | EN5 | EN4 | EN3 | EN2 | EN1 | EN0 | EICR |
| Read/write $\rightarrow$ | (W) | (W) | (W) | (W) | (W) | (W) | (W) | (W) |  |
| Initial value $\rightarrow$ | (0) | (0) | (0) | (0) | (0) | (0) | (0) | (0) |  |
| Wake-up interrupt flag registerAddress : 00000F H | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |  |
|  | - | - | - | - | - | - | - | WIF |  |
| Read/write $\rightarrow$ Initial value $\rightarrow$ | $\begin{aligned} & (-) \\ & (一) \end{aligned}$ | (-) | (-) | (-) | (-) | (-) | (-) $(-)$ | (R/W) $(0)$ |  |

(2) Block Diagram


## 12. Delayed Interrupt Generation Module

The delayed interrupt generation module generates task switching interrupts. This module can be used to generate/cancel interrupt requests to the $\mathrm{F}^{2}$ MC-16L CPU by software.
(1) Register Configuration

(2) Block Diagram


## 13．$I^{2} \mathrm{C}$ Interface

The $I^{2} \mathrm{C}$ interface is a serial I／O port that supports the Inter－IC bus and operates as a master／slave device on the $I^{2} \mathrm{C}$ bus．This module has the following features：
－Master slave transmission／reception
－Arbitration function
－Clock synchronization function
－Slave address／general call address detection function
－Transfer direction detection function
－Start condition repeat generation ad detection function
－Bus error detection function
The MB90675 series is provided with a single channel of this module．
This module has one channel on chip in the MB90675 series．
（1）Register Configuration

| $\mathrm{I}^{2} \mathrm{C}$ bus status register <br> Address： 000040 H | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | $\leftarrow$ Bit no． |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BB | RSC | AL | LRB | TRX | AAS | GCA | FBT | IBSR |
| Read／write $\rightarrow$ | （R） | （R） | （R） | （R） | （R） | （R） | （R） | （R） |  |
| Initial value $\rightarrow$ | （0） | （0） | （0） | （0） | （0） | （0） | （0） | （0） |  |
| ${ }^{1}{ }^{2} \mathrm{C}$ bus control register <br> Address：000041н | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | $\leftarrow$ Bit no． |
|  | BER | BEIE | SCC | MSS | ACK | GCAA | INTE | INT | IBCR |
| Read／write $\rightarrow$ Initial value $\rightarrow$ | （R／W） <br> （0） | (R/W) (0) | (R/W) (0) | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (0) \end{gathered}$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (0) \end{gathered}$ | （R／W） <br> （0） | (R/W) (0) | $\begin{gathered} (R / W) \\ (0) \end{gathered}$ |  |
| ${ }^{12} \mathrm{C}$ bus clock selection register－－－ <br> Address：000042н | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | $\leftarrow$ Bit no． |
|  | － | － | EN | CS4 | CS3 | CS2 | CS1 | CSO | ICCR |
| Read／write $\rightarrow$ Initial value $\rightarrow$ | $\begin{aligned} & (\text { (一) } \\ & (\text { ( } \end{aligned}$ | $\begin{aligned} & (\text { (一) } \\ & (\text { () } \end{aligned}$ | (R/W) (0) | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (\mathrm{X}) \end{gathered}$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (\mathrm{X}) \end{gathered}$ | (R/W) (X) | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (\mathrm{X}) \end{gathered}$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (\mathrm{X}) \end{gathered}$ |  |
| $1^{2} \mathrm{C}$ bus address register <br> Address： 000043 H | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | $\leftarrow$ Bit no． |
|  | － | A6 | A5 | A4 | A3 | A2 | A1 | A0 | IADR |
| Read／write $\rightarrow$ Initial value $\rightarrow$ | $\begin{aligned} & (\text { (一) } \\ & (\text { ( } \end{aligned}$ | (R/W) (X) | (R/W) $(X)$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (\mathrm{X}) \end{gathered}$ | (R/W) (X) | (R/W) (X) | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (\mathrm{X}) \end{gathered}$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (\mathrm{X}) \end{gathered}$ |  |
| ${ }^{12} \mathrm{C}$ bus data register <br> Address：000044н | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | $\leftarrow$ Bit no． |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | IDAR |
| Read／write $\rightarrow$ Initial value $\rightarrow$ | $(R / W)$ (X) | (R/W) (X) | $\begin{gathered} \text { (R/W) } \\ (X) \end{gathered}$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (\mathrm{X}) \end{gathered}$ | （R／W） $(X)$ | (R/W) (X) | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (\mathrm{X}) \end{gathered}$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (\mathrm{X}) \end{gathered}$ |  |

(2) Block Diagram


## 14. Watchdog Timer and Timebase Timer Functions

The watchdog timer consists of a 2-bit watchdog counter that uses the carry signal from the 18-bit timebase timer as a clock source, a watchdog timer control register, and a watchdog reset controller.

The timebase timer consists of an 18-bit timer and a circuit that controls interval interrupts. Note that the timebase timer uses the main clock, regardless of the setting of the MCS bit in CKSCR.

## (1) Register Configuration

| Watchdog timer control register | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | $\leftarrow$ Bit no. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address : 0000A8 H | PONR | STBR | WRST | ERST | SRST | WTE | WT1 | WT0 | WDTC |
| Read/write $\rightarrow$ | (R) | (R) | (R) | (R) | (R) | (W) | (W) | (W) |  |
| Initial value $\rightarrow$ | (X) | (X) | (X) | (X) | (X) | (1) | (1) | (1) |  |
| Timebase timer control register | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | $\leftarrow$ Bit no. |
| Address : 0000A9 H | Reserved | - | - | TBIE | TBOF | TBR | TBC1 | TBC0 | TBTC |
| Read/write $\rightarrow$ Initial value $\rightarrow$ | $(-)$ | $\begin{aligned} & (\text { (一) } \\ & (\text { - } \end{aligned}$ | (-) | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (0) \end{gathered}$ | (R/W) <br> (0) | (W) $(1)$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (0) \end{gathered}$ | $\begin{gathered} (\mathrm{R} / \mathrm{W}) \\ (0) \end{gathered}$ |  |

(2) Block Diagram


## 15. Low-power Consumption Controller (CPU Intermittent Operation Function, Oscillation Stabilization Delay Time, Clock Multiplier Function)

The following are the operating modes: PLL clock mode, PLL sleep mode, watch mode, main clock mode, main sleep mode, stop mode, and hardware standby mode. Aside from the PLL clock mode, all of the other operating modes are low power consumption modes.

In main clock mode and main sleep mode, only the main clock (main OSC oscillation clock) operates. In these modes, the main clock divided by 2 is used as the operation clock, and the PLL clock (VCO oscillation clock) is stopped.
In PLL sleep mode and main sleep mode, only the CPU's operation clock is stopped; all clocks other than the CPU clock operate.

In watch mode, only the time-base timer operates.
The stop mode and hardware standby mode stop oscillation, making it possible to retain data while consuming the least amount of power .

The CPU intermittent operation function intermittently runs the clock supplied to the CPU when accessing registers, on-chip memory, on-chip resources, and the external bus. Processing is possible with lower power consumption by reducing the execution speed of the CPU while supplying a high-speed clock and using on-chip resources.

The PLL clock multiplier can be selected as either 1, 2, 3, or 4 by setting the CS1 and CS0 bits.
The WS1 and WS0 bits can be used to set the main clock oscillation stabilization delay time for when stop mode and hardware standby mode are woken up.

## (1) Register Configuration


(2) Block Diagram


## ELECTRICAL CHARACTERISTICS

## 1. Absolute Maximum Ratings


*1: $A V c c$, $A V R H$ and $A V R L$ must not exceed $\operatorname{Vcc}$. In addition, AVRL must not exceed AVRH.
*2: $\mathrm{V}_{\mathrm{I}}$ and V o must not exceed $\mathrm{V} c \mathrm{c}+0.3 \mathrm{~V}$.
*3: The maximum output current defines the peak value on one of the pins in question.
*4: The average output current defines the average current over a 100 ms period for the current flowing to one of the pins in question.
*5: The total average output current defines the average current over a 100 ms period for the current flowing to all of the pins in question.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## 2. Recommended Operating Conditions

*: The hysteresis input pins in the MB90670 series are: P24 to P27, P40 to P47, P60 to P67, P70 to P77, P80, HST, and RST.
The hysteresis input pins in the MB90675 series are: P24 to P27, P40 to P47, P60 to P67, P70 to P77, P80 to P86, HST, RST, P90, P91, PA0 to PA7, and PB0 to PB2.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.
Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

## 3. DC Characteristics

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| "H" level output voltage | Vон | Other than P50 to P57 | $\begin{aligned} & \mathrm{V} \mathrm{cc}=+4.5 \mathrm{~V} \\ & \mathrm{loH}=-4.0 \mathrm{~mA} \end{aligned}$ | Vcc-0.5 | - | - | V |  |
|  |  |  | $\begin{aligned} & \mathrm{Vcc}=+2.7 \mathrm{~V} \\ & \mathrm{loH}=-1.6 \mathrm{~mA} \end{aligned}$ | Vcc-0.3 | - | - | V |  |
| "L" level output voltage | Vol | All output pins | $\begin{aligned} & \mathrm{V} \mathrm{cc}=+4.5 \mathrm{~V} \\ & \mathrm{loL}=4.0 \mathrm{~mA} \end{aligned}$ | - | - | 0.4 | V |  |
|  |  |  | $\begin{aligned} & \mathrm{V} \mathrm{cc}=+2.7 \mathrm{~V} \\ & \mathrm{loL}=2.0 \mathrm{~mA} \end{aligned}$ | - | - | 0.4 | V |  |
| Input leakage current | IIL | Other than P50 to P57, P90 and P91 | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{ss}}<\mathrm{V}_{1}<\mathrm{V}_{\mathrm{cc}} \end{aligned}$ | -10 | - | 10 | $\mu \mathrm{A}$ |  |
| Power supply current | Icc | - | Internal 16 MHz operation $\mathrm{V}_{\mathrm{cc}}=+5.0 \mathrm{~V}$ <br> Normal operation*1 | - | 50 | 70 | mA |  |
|  | Icos |  | $\begin{aligned} & \text { Internal } 16 \mathrm{MHz} \text { operation } \\ & \mathrm{V} \mathrm{cc}=+5.0 \mathrm{~V} \\ & \text { Sleep mode }{ }^{{ }^{1}} \end{aligned}$ | - | 15 | 30 | mA |  |
|  | Icc | - | Internal 8 MHz operation $\mathrm{V}_{\mathrm{cc}}=+3.0 \mathrm{~V}$ Normal operation*1 | - | 10 | 20 | mA |  |
|  | Icos |  | Internal 8 MHz operation <br> $\mathrm{V}_{c \mathrm{c}}=+3.0 \mathrm{~V}$ <br> Sleep mode*1 | - | 3 | 10 | mA |  |
|  | Icch | - | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ <br> Stop mode and hardware standby mode* ${ }^{* 1}$ | - | 0.1 | 10 | $\mu \mathrm{A}$ |  |
| Input capacitance | Cin | Other than AV cc, $\mathrm{AV}_{\mathrm{ss}}$ Vcc, Vss | - | - | 10 | - | pF |  |
| Open-drain output leakage current | leak | $\begin{aligned} & \text { P50 to P57 } \\ & \text { P90, P91*2 } \end{aligned}$ | - | - | 0.1 | 10 | $\mu \mathrm{A}$ |  |
| Pull-up resistance | R | - | $\mathrm{V} \mathrm{cc}=+5.0 \mathrm{~V}$ | 25 | 50 | 100 | k $\Omega$ |  |
|  |  |  | $\mathrm{V} \mathrm{cc}=+3.0 \mathrm{~V}$ | 40 | 100 | 200 | k $\Omega$ |  |
| Pull-down resistance | R | - | $\mathrm{V}_{\mathrm{cc}}=+5.0 \mathrm{~V}$ | 25 | 50 | 200 | k $\Omega$ |  |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}=+3.0 \mathrm{~V}$ | 40 | 100 | 400 | $\mathrm{k} \Omega$ |  |

*1: Because the current values are tentative values, they are subject to change without notice due to our efforts to improve the characteristics of these devices.
*2: P90 and P91 are provided only in the MB90675 series.

## 4. AC Characteristics

(1) Clock Timing

- When $\mathrm{Vcc}=+5.0 \mathrm{~V} \pm 10 \%$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Source oscillation frequency | Fc | X0, X1 | - | 3 | 32 | MHz |  |
| Source oscillation cycle time | tc | X0, X1 | - | 31.25 | 333 | ns |  |
| Input clock pulse width | $\begin{array}{\|l\|} \hline \mathrm{P}_{\mathrm{wh}} \\ \mathrm{P}_{\mathrm{wL}} \end{array}$ | X0 | - | 10 | - | ns | Use duty ratio 30 to $70 \%$ as a guide. |
| Input clock rising/falling time | $\begin{aligned} & \hline \text { tcR } \\ & \text { tcF } \end{aligned}$ | X0 | - | - | 5 | ns |  |
| Internal operation clock frequency | fcp | - | - | 1.5 | 16 | MHz |  |
| Internal operation clock cycle time | tcp | - | - | 62.5 | 666 | ns |  |
| When frequency fluctuation is locked | $\Delta \mathrm{f}$ | P37/CLK | - | - | 3 | \% | * |

* : The frequency fluctuation ratio indicates the maximum fluctuation ratio from the set center frequency while locked when using the PLL multiplier.

$$
\Delta f=\frac{|\alpha|}{f \circ} \times 100(\%) \quad \text { Center frequency }
$$



Because the PLL frequency fluctuates around the set frequency with a certain cycle [approximately CLK $\times$ ( 1 to 50 CYC )], the worst value is not maintained for long. (The pulse, if featured with the long period, would produce practically no error.)

- When $\mathrm{V}_{\mathrm{cc}}=+\mathbf{+ 2 . 7} \mathrm{V}$ (min.)

| - When Vcc = +2.7 | Symbol | Pin name | (Vcc $=+2$Condition | V to +5 | , Vss = | $\mathrm{V}, \mathrm{T}$ | $-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Value |  | Unit | Remarks |
|  |  |  |  | Min. | Max. |  |  |
| Source oscillation frequency | Fc | X0, X1 | - | 3 | 16 | MHz |  |
| Source oscillation cycle time | tc | X0, X1 | - | 62.5 | 333 | ns |  |
| Input clock pulse width | $\begin{aligned} & \mathrm{PwH} \\ & \mathrm{PwL} \end{aligned}$ | X0 | - | 20 | - | ns | Use duty ratio 30 to $70 \%$ as a guide. |
| Input clock rising/falling time | $\begin{aligned} & \text { tcR } \\ & \text { tcF } \end{aligned}$ | X0 | - | - | 5 | ns |  |
| Internal operation clock frequency | fcp | - | - | 1.5 | 8 | MHz |  |
| Internal operation clock cycle time | tcp | - | - | 125 | 666 | ns |  |
| When frequency fluctuation ratio is locked | $\Delta \mathrm{f}$ | P37/CLK | - | - | 3 | \% | * |

*: The frequency fluctuation ratio indicates the maximum fluctuation ratio from the set center frequency while locked when using the PLL multiplier.

$$
\Delta f=\frac{|\alpha|}{\mathrm{fo}} \times 100(\%) \quad \text { Center frequency }
$$



Because the PLL frequency fluctuates around the set frequency with a certain cycle [approximately CLK $\times$ ( 1 to 50 CYC )], the worst value is not maintained for long. (The pulse, if featured with the long period, would produce practically no error.)

- Clock Timing

- PLL Operation Assurance Range


Relationship between source oscillation frequency, internal operating clock frequency, and power supply voltage


Note: Operation of the evaluation tool is also assured to +2.7 V on the low-voltage side.
The AC characteristics are stipulated according to the measured reference voltages shown below.

- Input Signal Waveform

Hysteresis input pins


Other than hysteresis input/MD input pins
0.7 Vcc
0.3 Vcc


- Output Signal Waveform

Output pin

(2) Clock Output Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Cycle time | tcyc | CLK | - | tcp | - | ns |  |
| CLK $\uparrow \rightarrow$ CLK $\downarrow$ | tchcl | CLK | - | tcp/2-20 | tcp/2 + 20 | ns |  |


(3) Recommended Resonator Manufacturers

- Sample Application of Piezoelectric Resonator (FAR Family)


| FAR part number (built-in capacitor type) | $\begin{aligned} & \text { Frequency } \\ & \text { (MHz) } \end{aligned}$ | Dumping resistor | Initial deviation of FAR frequency ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ) | Temperature characteristics of FAR frequency <br> ( $\mathrm{T}_{\mathrm{A}}=-20^{\circ} \mathrm{C}$ to $+60^{\circ} \mathrm{C}$ ) | Loading capacitors ${ }^{\star 2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FAR-C4■C-02000-■20 | 2.00 | $5.10 \Omega$ | $\pm 0.5 \%$ | $\pm 0.5 \%$ | Built-in |
| FAR-C4■A-04000-■01 | 4.00 | - | $\pm 0.5 \%$ | $\pm 0.5 \%$ |  |
| FAR-C4■B-04000-■02 |  |  | $\pm 0.5 \%$ | $\pm 0.5 \%$ |  |
| FAR-C4■B-04000-■00 |  |  | $\pm 0.5 \%$ | $\pm 0.5 \%$ |  |
| FAR-C4■B-08000-■02 | 8.00 | - | $\pm 0.5 \%$ | $\pm 0.5 \%$ |  |
| FAR-C4■B-12000-■02 | 12.00 | - | $\pm 0.5 \%$ | $\pm 0.5 \%$ |  |
| FAR-C4■B-16000-■02 | 16.00 | - | $\pm 0.5 \%$ | $\pm 0.5 \%$ |  |

Inquiry: FUJITSU LIMITED

## - Sample Application of Ceramic Resonator

| - Mask Product |  | x0 | X1 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
| $\begin{gathered} \text { Resonator } \\ \text { manufacturer * } \end{gathered}$ | Resonator |  | $\begin{gathered} \hline \text { Frequency } \\ (\mathrm{MHz}) \end{gathered}$ | C1 (pF) | C2 (pF) | R |
| Kyocera Corporation | KBR-2. 0MS |  | 2.00 | 150 | 150 | Not required |
|  | PBRC2. 00A |  |  | 150 | 150 | Not required |
|  | KBR-4. OMSA |  | 4.00 | 33 | 33 | $680 \Omega$ |
|  | KBR-4.0MKS |  |  | Built-in | Built-in | $680 \Omega$ |
|  | PBRC4.00A |  |  | 33 | 33 | $680 \Omega$ |
|  | PBRC4.00B |  |  | Built-in | Built-in | $680 \Omega$ |
|  | KBR-6. 0 MSA |  | 6.00 | 33 | 33 | Not required |
|  | KBR-6. OMKS |  |  | Built-in | Built-in | Not required |
|  | PBRC6. 00A |  |  | 33 | 33 | Not required |
|  | PBRC6.00B |  |  | Built-in | Built-in | Not required |
|  | KBR-8. 0M |  | 8.00 | 33 | 33 | $560 \Omega$ |
|  | PBRC8. 00A |  |  | 33 | 33 | Not required |
|  | PBRC8.00B |  |  | Built-in | Built-in | Not required |
|  | KBR-10.0M |  | 10.00 | 33 | 33 | $330 \Omega$ |
|  | PBRC10.00B |  |  | Built-in | Built-in | $680 \Omega$ |
|  | KBR-12.0M |  | 12.00 | 33 | 33 | $330 \Omega$ |
|  | PBRC12.00B |  |  | Built-in | Built-in | $680 \Omega$ |
| Murata Mfg, Co., Ltd. | CSA2. 00MG040 |  | 2.00 | 100 | 100 | Not required |
|  | CST2. 00MG040 |  |  | Built-in | Built-in | Not required |
|  | CSA4.00MG040 |  | 4.00 | 100 | 100 | Not required |
|  | CST4.00MGW040 |  |  | Built-in | Built-in | Not required |
|  | CSA6. 00MG |  | 6.00 | 30 | 30 | Not required |
|  | CST6.00MGW |  |  | Built-in | Built-in | Not required |
|  | CSA8. 00MTZ |  | 8.00 | 30 | 30 | Not required |
|  | CST8.00MTW |  |  | Built-in | Built-in | Not required |
|  | CSA10. OMTZ |  | 10.00 | 30 | 30 | Not required |
|  | CST10. OMTW |  |  | Built-in | Built-in | Not required |
|  | CSA12. OMTZ |  | 12.00 | 30 | 30 | Not required |
|  | CST12. OMTW |  |  | Built-in | Built-in | Not required |


| Resonator manufacturer * | Resonator | $\begin{gathered} \text { Frequency } \\ (\mathrm{MHz}) \end{gathered}$ | C1 (pF) | C2 (pF) | R |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Murata Mfg, Co., Ltd. | CSA16. 00MXZ040 | 16.00 | 15 | 15 | Not required |
|  | CST16.00MXW0C3 |  | Built-in | Built-in | Not required |
|  | CSA20. 00MXZ040 | 20.00 | 10 | 10 | Not required |
|  | CSA24. 00MXZ040 | 24.00 | 5 | 5 | Not required |
|  | CST24.00MXW0H1 |  | Built-in | Built-in | Not required |
|  | CSA32. 00MXZO40 | 32.00 | 5 | 5 | Not required |
|  | CST32. 00MXW040 |  | Built-in | Built-in | Not required |
| TDK Corporation | FCR4.0 MC5 | 4.00 | Built-in | Built-in | Not required |

- One-time Product

| Resonator manufacturer * | Resonator | $\begin{gathered} \hline \text { Frequency } \\ (\mathrm{MHz}) \end{gathered}$ | C1 (pF) | C2 (pF) | R |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Murata <br> Mfg, Co., Ltd. | CSTCS4.00MG0C5 | 4.00 | Built-in | Built-in | Not required |
|  | CST8. 00MTW | 8.00 | Built-in | Built-in | Not required |
|  | CSACS8.00MT |  | 30 | 30 | Not required |
|  | CST10.00MTZ | 10.00 | 30 | 30 | Not required |
|  | CSA10.00MTW |  | Built-in | Built-in | Not required |
| TDK Corporation | CCR4.00MC5 | 4.00 | Built-in | Built-in | Not required |

Inquiry: Kyocera Corporation

- AVX Corporation

North American Sales Headquarters: TEL 1-803-448-9411

- AVX LIMITED

European Sales Headquarters: TEL 44-1252-770000

- AVX/Kyocera H.K. Ltd.

Asian Sales Headquarters: TEL 852-363-3303
Murata Mfg. Co., Ltd.

- Murata Electronics North America, Inc.: TEL 1-404-436-1300
- Murata Europe Management GmbH: TEL 49-911-66870
- Murata Electronics Singapore (Pte.): TEL 65-758-4233

TDK Corporation

- TDK Corporation of America

Chicago Regional Office:TEL 1-708-803-6100

- TDK Electronics Europe GmbH

Components Division: TEL 49-2102-9450

- TDK Singapore (PTE) Ltd.: TEL 65-273-5022
- TDK Hongkong Co., Ltd.: TEL 852-736-2238
- Korea Branch, TDK Corporation: TEL 82-2-554-6636
(4) Reset and Hardware Standby Input

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Reset input time | trstL | $\overline{\text { RST }}$ | - | 16 tcp | - | ns |  |
| Hardware standby input time | thstL | HST | - | 16 tcp | - | ns |  |

Note: tcp is the internal operating clock cycle time (unit: ns).


- AC Characteristics Measurement Conditions


CL: Load capacitance at testing

For CLK and ALE, CL $=30 \mathrm{pF}$
For the address/data bus, (AD15 to AD00), $\overline{\mathrm{RD}}$, and $\overline{\mathrm{WR}}, \mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$
(5) Power-on Reset

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Power supply rising time | tR | Vcc | - | - | 30 | ms | * |
| Power supply cut-off time | toff | Vcc | - | 1 | - | ms | Due to repeat operation |

* : Before the power rising, Vcc must be less than +0.2 V .

Notes: • The above standards are the values needed in order to activate a power-on reset.

- When HST = "L", be sure to turn on the power in accordance with these standards and apply a power-on reset, regardless of whether a power-on reset is needed or not.
- Some of the on-chip registers in a device are initialized only by a power-on reset. In order to initialize these registers, it is necessary to apply power in accordance with these standards.


If power supply voltage needs to be changed in the course of operation, a smooth voltage rise is recommended by suppressing the voltage variation as shown below.


## (6) Bus Read Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| ALE pulse width | tLHLL | ALE | V cc $=+5.0 \mathrm{~V} \pm 10 \%$ | tcp/2-20 | - | ns |  |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}=+3.0 \mathrm{~V} \pm 10 \%$ | tcp/2-35 | - | ns |  |
| Valid address $\rightarrow$ ALE $\downarrow$ time | tavil | AD15 to AD00 | $\mathrm{Vcc}=+5.0 \mathrm{~V} \pm 10 \%$ | tcp/2-25 | - | ns |  |
|  |  |  | $\mathrm{Vcc}=+3.0 \mathrm{~V} \pm 10 \%$ | tcp/2-40 | - | ns |  |
| ALE $\downarrow \rightarrow$ address valid time | tllax | AD15 to AD00 | - | tcp/2-15 | - | ns |  |
| Valid address $\rightarrow \overline{\mathrm{RD}} \downarrow$ time | tavRL | AD15 to AD00 | - | tcp - 15 | - | ns |  |
| Valid address $\rightarrow$ data read time | tavov | AD15 to AD00 | V cc $=+5.0 \mathrm{~V} \pm 10 \%$ | - | $5 \mathrm{tcp} / 2-60$ | ns |  |
|  |  |  | $\mathrm{Vcc}=+3.0 \mathrm{~V} \pm 10 \%$ | - | $5 \mathrm{tcp} / 2-80$ | ns |  |
| $\overline{\mathrm{RD}}$ pulse width | trlah | $\overline{\mathrm{RD}}$ | - | $3 \mathrm{tcp} / 2-20$ | - | ns |  |
| $\overline{\mathrm{RD}} \downarrow \rightarrow$ data read time | trlov | AD15 to AD00 | V cc $=+5.0 \mathrm{~V} \pm 10 \%$ | - | $3 \mathrm{tcp} / 2-60$ | ns |  |
|  |  |  | $\mathrm{V} \mathrm{cc}=+3.0 \mathrm{~V} \pm 10 \%$ | - | $3 \mathrm{tcp} / 2-80$ | ns |  |
| $\overline{\mathrm{RD}} \uparrow \rightarrow$ data hold time | trhdx | AD15 to AD00 | - | 0 | - | ns |  |
| $\overline{\mathrm{RD}} \uparrow \rightarrow \mathrm{ALE} \uparrow$ time | trHLH | RD, ALE | - | tcp/2-15 | - | ns |  |
| $\overline{\mathrm{RD}} \uparrow \rightarrow$ address invalid time | trhax | $\begin{aligned} & \overline{\mathrm{RD},}, \mathrm{~A} 19 \text { to } \\ & \mathrm{A} 16 \end{aligned}$ | - | tcp/2-10 | - | ns |  |
| Valid address $\rightarrow$ CLK $\uparrow$ time | tavch | $\begin{aligned} & \text { CLK, A19 to } \\ & \text { A16 } \end{aligned}$ | - | tcp/2-20 | - | ns |  |
| $\overline{\mathrm{RD}} \downarrow \rightarrow$ CLK $\uparrow$ time | trich | RD, CLK | - | tcp/2-20 | - | ns |  |

Note: tcp is the internal operating clock cycle time (unit: ns).

(7) Bus Write Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Valid address $\rightarrow \overline{\mathrm{WR}} \downarrow$ time | tavwL | A19 to A00 | - | top - 15 | - | ns |  |
| $\overline{\text { WR }}$ pulse width | twLwh | WR | - | $3 \mathrm{tcp} / 2-20$ | - | ns |  |
| Write data $\rightarrow$ WR $\uparrow$ time | tovwh | AD15 to AD00 | - | $3 \mathrm{tcp} / 2-20$ | - | ns |  |
| $\overline{\mathrm{WR}} \uparrow \rightarrow$ Data hold time | twhox | AD15 to AD00 | $V_{C c}=+5.0 \mathrm{~V} \pm 10 \%$ | 20 | - | ns |  |
|  |  |  | V cc $=+3.0 \mathrm{~V} \pm 10 \%$ | 30 | - | ns |  |
| $\overline{\mathrm{WR}} \uparrow \rightarrow$ Address invalid time | twhax | A19 to A00 | - | tcp/2-10 | - | ns |  |
| $\overline{\mathrm{WR}} \uparrow \rightarrow \mathrm{ALE} \uparrow$ time | twhir | WRL, $\overline{\text { WRH, }}$ ALE | - | tcp/2-15 | - | ns |  |
| $\overline{\mathrm{WR}} \uparrow \rightarrow$ CLK $\uparrow$ time | twıch | WRL, $\overline{\text { WRH, }}$ CLK | - | tcp/2-20 | - | ns |  |

Note: tcp is the internal operating clock cycle time (unit: ns).

(8) Ready Input Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| RDY setup time | tryHs | RDY | $\mathrm{V} \mathrm{cc}=+5.0 \mathrm{~V} \pm 10 \%$ | 45 | - | ns |  |
|  |  |  | V cc $=+3.0 \mathrm{~V} \pm 10 \%$ | 70 | - | ns |  |
| RDY hold time | tRYнH | RDY | - | 0 | - | ns |  |

Note: If the setup time during the fall of RDY is insufficient, use sthe auto ready function.

(9) Hold Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Pin floating $\rightarrow$ HAK $\downarrow$ time | txhaL | HAK | - | 30 | tcp | ns |  |
| $\overline{\text { HAK }} \uparrow \rightarrow$ Pin valid time | thaнv | HAK | - | tcp | 2 tcp | ns |  |

Note: At least one cycle is required from the time when HRQ is fetched until $\overline{H A K}$ changes.

(10) UARTO Timing
$\left(\mathrm{Vcc}=+2.7 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V} s=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Serial clock cycle time | tscyc | - | - | 8 tcp | - | ns | For internal shift clock mode, output pin, $\mathrm{CL}=80 \mathrm{pF}$ +1 TTL |
| SCK $\downarrow \rightarrow$ SOT delay time | tsıov | - | $\mathrm{Vcc}=+5.0 \mathrm{~V} \pm 10 \%$ | -80 | 80 | ns |  |
|  |  |  | $\mathrm{Vcc}=+3.0 \mathrm{~V} \pm 10 \%$ | -120 | 120 | ns |  |
| Valid SIN $\rightarrow$ SCK $\uparrow$ | tivs | - | $\mathrm{V} \mathrm{cc}=+5.0 \mathrm{~V} \pm 10 \%$ | 100 | - | ns |  |
|  |  |  | $\mathrm{Vcc}=+3.0 \mathrm{~V} \pm 10 \%$ | 200 | - | ns |  |
| SCK $\uparrow \rightarrow$ Valid SIN hold time | tshix | - | - | tcp | - | ns |  |
| Serial clock "H" pulse width | tshsL | - | - | 4 tcp | - | ns | For external shift clock mode, output pin, $\mathrm{CL}=80 \mathrm{pF}$ +1 TTL |
| Serial clock "L" pulse width | tsısh | - | - | 4 tcp | - | ns |  |
| SCK $\downarrow \rightarrow$ SOT delay time | tsıov | - | $\mathrm{Vcc}=+5.0 \mathrm{~V} \pm 10 \%$ | - | 150 | ns |  |
|  |  |  | $\mathrm{Vcc}=+3.0 \mathrm{~V} \pm 10 \%$ | - | 200 | ns |  |
| Valid SIN $\rightarrow$ SCK $\uparrow$ | tivs | - | $\mathrm{Vcc}=+5.0 \mathrm{~V} \pm 10 \%$ | 60 | - | ns |  |
|  |  |  | $\mathrm{V} \mathrm{cc}=+3.0 \mathrm{~V} \pm 10 \%$ | 120 | - | ns |  |
| SCK $\uparrow \rightarrow$ Valid SIN hold time | tshix | - | $\mathrm{Vcc}=+5.0 \mathrm{~V} \pm 10 \%$ | 60 | - | ns |  |
|  |  |  | $\mathrm{Vcc}=+3.0 \mathrm{~V} \pm 10 \%$ | 120 | - | ns |  |

Notes: - These are the AC characteristics for CLK synchronous mode.

- $\mathrm{C}_{\llcorner }$is the load capacitance added to pins during testing.
- tcp is the internal operating clock cycle time (unit: ns).
- Internal Shift Clock Mode

- External Shift Clock Mode

(11) UART1 Timing
$\left(\mathrm{V} c \mathrm{c}=+2.7 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V} s=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Serial clock cycle time | tscyc | - | - | 8 tcp | - | ns | For internal shift clock mode, output pin, $\mathrm{CL}=80 \mathrm{pF}$ +1 TTL |
| SCK $\downarrow \rightarrow$ SOT delay time | tsoov | - | $\mathrm{V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \pm 10 \%$ | -80 | 80 | ns |  |
|  |  |  | $\mathrm{Vcc}=+3.0 \mathrm{~V} \pm 10 \%$ | -120 | 120 | ns |  |
| Valid SIN $\rightarrow$ SCK $\uparrow$ | tivs | - | $\mathrm{Vcc}=+5.0 \mathrm{~V} \pm 10 \%$ | 100 | - | ns |  |
|  |  |  | $\mathrm{Vcc}=+3.0 \mathrm{~V} \pm 10 \%$ | 200 | - | ns |  |
| SCK $\uparrow \rightarrow$ Valid SIN hold time | tshix | - | - | tcp | - | ns |  |
| Serial clock "H" pulse width | tshsL | - | - | 4 tcp | - | ns | For external shift clock mode, output pin, $\mathrm{CL}=80 \mathrm{pF}$ +1 TTL |
| Serial clock "L" pulse width | tsısh | - | - | 4 tcp | - | ns |  |
| SCK $\downarrow \rightarrow$ SOT delay time delay time | tsıov | - | $\mathrm{Vcc}=+5.0 \mathrm{~V} \pm 10 \%$ | - | 150 | ns |  |
|  |  |  | $\mathrm{V}_{\mathrm{cc}}=+3.0 \mathrm{~V} \pm 10 \%$ | - | 200 | ns |  |
| Valid SIN $\rightarrow$ SCK $\uparrow$ | tivs | - | $\mathrm{Vcc}=+5.0 \mathrm{~V} \pm 10 \%$ | 60 | - | ns |  |
|  |  |  | $\mathrm{Vcc}=+3.0 \mathrm{~V} \pm 10 \%$ | 120 | - | ns |  |
| SCK $\uparrow \rightarrow$ Valid SIN hold time | tshix | - | $\mathrm{Vcc}=+5.0 \mathrm{~V} \pm 10 \%$ | 60 | - | ns |  |
|  |  |  | $\mathrm{Vcc}=+3.0 \mathrm{~V} \pm 10 \%$ | 120 | - | ns |  |

Notes: - These are the AC characteristics for CLK synchronous mode.

- $\mathrm{C}_{\llcorner }$is the load capacitance added to pins during testing.
- tcp is the internal operating clock cycle time (unit: ns).
- Internal Shift Clock Mode

- External Shift Clock Mode

(12) Timer Input Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Input pulse width | ttiwh ttiwl | TIN0 to TIN1 | - | 4 tcp | - | ns |  |

Note: tcp is the internal operating clock cycle time (unit: ns).

(13) Timer Output Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| CLK $\uparrow \rightarrow$ Tout change time | tтo | TOT0 to TOT1 | $\mathrm{Vcc}=+5.0 \mathrm{~V} \pm 10 \%$ | 30 | - | ns |  |
|  |  |  | $\mathrm{Vcc}=+3.0 \mathrm{~V} \pm 10 \%$ | 80 | - | ns |  |

## CLK


(14) $I^{2} C$ Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| SCL clock frequency | fscl | - | - | 0 | 100 | kHz |  |
| Bus free time between stop and start conditions | tbus | - | - | 4.7 | - | $\mu \mathrm{s}$ |  |
| Hold time (re-send) start | thdsta | - | - | 4.0 | - | $\mu \mathrm{s}$ | The first clock pulse is generated after this period. |
| SCL clock L state hold time | tow | - | - | 4.7 | - | $\mu \mathrm{s}$ |  |
| SCL clock H state hold time | tнıg | - | - | 4.0 | - | $\mu \mathrm{s}$ |  |
| Re-send start condition setup time | tsusta | - | - | 4.7 | - | $\mu \mathrm{s}$ |  |
| Data hold time | thdot | - | - | 0 | - | $\mu \mathrm{s}$ |  |
| Data setup time | tsudat | - | - | 250 | - | ns |  |
| SDA and SCL signal rising time | $\mathrm{t}_{\mathrm{R}}$ | - | - | - | 1000 | ns |  |
| SDA and SCL signal falling time | tF | - | - | - | 300 | ns |  |
| Stop condition setup time | tsusto | - | - | 4.0 | - | $\mu \mathrm{S}$ |  |

Note: The $I^{2} \mathrm{C}$ is provided only in the MB90675 series.


## 5. A/D Converter Electrical Characteristics

| Parameter | Symbol | Pin name | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Resolution | - | - | - | 10 | 10 | bit |
| Total error | - | - | - | - | $\pm 3.0$ | LSB |
| Linearity error | - | - | - | - | $\pm 2.0$ | LSB |
| Differential linearity error | - | - | - | - | $\pm 1.5$ | LSB |
| Zero transition voltage | Vot | AN0 to AN7 | AVRL-1.5 | AVRL + 0.5 | AVRL + 2.5 | LSB |
| Full-scale transition voltage | Vfst | AN0 to AN7 | AVRH - 4.5 | AVRH - 1.5 | AVRH + 0.5 | LSB |
| Conversion time | - | - | 6.125*1 | - | - | $\mu \mathrm{s}$ |
|  |  |  | 12.25*2 | - | - | $\mu \mathrm{s}$ |
| Analog port input current | Iain | AN0 to AN7 | - | 0.1 | 10 | $\mu \mathrm{A}$ |
| Analog input voltage | $V_{\text {AIN }}$ | AN0 to AN7 | AVRL | - | AVRH | V |
| Reference voltage | - | AVRH | AVRL + 2.7 | - | AVcc | V |
|  | - | AVRL | 0 | - | AVRH - 2.7 | V |
| Power supply current | $\mathrm{I}_{\mathrm{A}}$ | AVcc | - | 3 | - | mA |
|  | ІА | AVcc | - | - | 5*3 | $\mu \mathrm{A}$ |
| Reference voltage supply current | IR | AVRH | - | 200 | - | $\mu \mathrm{A}$ |
|  | IRH | AVRH | - | - | 5*3 | $\mu \mathrm{A}$ |
| Interchannel disparity | - | AN0 to AN7 | - | - | 4 | LSB |

*1: When $\mathrm{V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \pm 10 \%$, and the machine clock is 16 MHz
*2: When $\mathrm{V}_{\mathrm{cc}}=+3.0 \mathrm{~V} \pm 10 \%$, and the machine clock is 8 MHz
*3: Current when the $A / D$ converter is not operating and the CPU is stopped ( when $\mathrm{Vcc}=\mathrm{AV} \mathrm{cc}=\mathrm{AVRH}=+5.0 \mathrm{~V}$ )
Notes: • The smaller | AVRH - AVRL |, the greater the error would become relatively.

- The output impedance of the external circuit for the analog input must satisfy the following conditions: The output impedance of the external circuit should be less than approximately $7 \mathrm{k} \Omega$. When using an external capacitor, it is recommended to have several thousand times the capacitance of the internal capacitor as a guid, if one takes into consideration the effect of the divided capacitance between the external capacitor and the internal capacitor.

If the output impedance of the external circuit is too high, an analog voltage sampling time might be insufficient (sampling time $=3.75 \mu \mathrm{~s}$ @ at a machine clock of 16 MHz ).

## - Analog Input Circuit Model Diagram



Rons : Approx. $0.5 \mathrm{k} \Omega(\mathrm{Vcc}=+5.0 \mathrm{~V}) \mathrm{C}_{1}:$ Approx. 4 pF
Note: Use the values shown as guids only.

## 6. A/D Converter Glossary

## Resolution

Analog changes that are identifiable with the A/D converter.
Linearity error
The deviation of the straight line connecting the zero transition point ("00 00000000 " $\leftrightarrow$ "00 00000001 ") with the full-scale transition point ("1111111110" $\leftrightarrow$ "11 1111 1111") from actual conversion characteristics Differential linearity error
The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value Total error
The difference between theoretical and actual conversion values caused by the zero transition error, full-scale transition error, linearity error, quantization error, and noise

Total error

$1 \mathrm{LSB}^{\prime}=\left(\right.$ Theoretical value) $\frac{\mathrm{AVRH}-\mathrm{AVRL}}{1024}[\mathrm{~V}] \quad$ Digital output N total error $=\frac{\mathrm{V}_{\mathrm{NT}}-\{1 \mathrm{LSB} \times(\mathrm{N}-1)+0.5 \mathrm{LSB}\}}{1 \mathrm{LSB}^{\prime}}$
Vot' $($ Theoretical value $)=\mathrm{AVRL}+0.5 \mathrm{LSB}^{\prime}[\mathrm{V}]$

VFST' $^{\prime}($ Theoretical value $)=A V R H-1.5$ LSB' $^{\prime}[\mathrm{V}] \quad \mathrm{V}_{\mathrm{NT}}$ : Voltage for digital output to transit from ( $\mathrm{N}-1$ ) to N
(Continued)

Linearity error

$\begin{aligned} & \text { Digital output } \\ & \mathrm{N} \text { linearity error }\end{aligned}=\frac{\mathrm{V}_{\mathrm{NT}}-\left\{1 \mathrm{LSB} \times(\mathrm{N}-1)+\mathrm{V}_{\mathrm{T}}\right\}}{1 \mathrm{LSB}}$ [LSB]

$$
1 \mathrm{LSB}=\frac{\mathrm{V}_{\mathrm{FST}}-\mathrm{V}_{\mathrm{OT}}}{1022}[\mathrm{~V}]
$$

Vот : Voltage for digital output transit from (000) hto (001)n
$V_{\text {FST }}$ : Voltage for digital output transit from (3FE) h to $(3 \mathrm{FF})_{\mathrm{h}}$

Differential linearity error



## EXAMPLE CHARACTERISTICS

## (1) "H" Level Output Voltage


(3) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)

(2) "L" Level Output Voltage

(4) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)

(5) Power Supply Current (fcp = Internal Operating Clock Frequency)

(6) Pull-up Resistance


## INSTRUCTIONS (340 INSTRUCTIONS)

## Table 1 Explanation of Items in Tables of Instructions

| Item | Meaning |
| :---: | :---: |
| Mnemonic | Upper-case letters and symbols: Represented as they appear in assembler. <br> Lower-case letters: <br> Replaced when described in assembler. <br> Numbers after lower-case letters: Indicate the bit width within the instruction. |
| \# | Indicates the number of bytes. |
| ~ | Indicates the number of cycles. <br> m : When branching <br> n : When not branching <br> See Table 4 for details about meanings of other letters in items. |
| RG | Indicates the number of accesses to the register during execution of the instruction. It is used calculate a correction value for intermittent operation of CPU. |
| B | Indicates the correction value for calculating the number of actual cycles during execution of the instruction. (Table 5) <br> The number of actual cycles during execution of the instruction is the correction value summed with the value in the " $\sim$ " column. |
| Operation | Indicates the operation of instruction. |
| LH | Indicates special operations involving the upper 8 bits of the lower 16 bits of the accumulator. <br> Z : Transfers " 0 ". <br> $X$ : Extends with a sign before transferring. <br> - : Transfers nothing. |
| AH | Indicates special operations involving the upper 16 bits in the accumulator. <br> * : Transfers from AL to AH. <br> - : No transfer. <br> Z : Transfers 00 H to AH . <br> X : Transfers 00 н or $\mathrm{FF}_{\mathrm{H}}$ to AH by signing and extending AL. |
| 1 | Indicates the status of each of the following flags: I (interrupt enable), S (stack), T (sticky bit), N (negative), Z (zero), V (overflow), and C (carry). <br> * : Changes due to execution of instruction. <br> - : No change. <br> S: Set by execution of instruction. <br> $R$ : Reset by execution of instruction. |
| S |  |
| T |  |
| N |  |
| Z |  |
| V |  |
| C |  |
| RMW | Indicates whether the instruction is a read-modify-write instruction. (a single instruction that reads data from memory, etc., processes the data, and then writes the result to memory.) <br> * : Instruction is a read-modify-write instruction. <br> - : Instruction is not a read-modify-write instruction. <br> Note: A read-modify-write instruction cannot be used on addresses that have different meanings depending on whether they are read or written. |

Table 2 Explanation of Symbols in Tables of Instructions

| Symbol | Meaning |
| :---: | :---: |
| A | 32-bit accumulator <br> The bit length varies according to the instruction. <br> Byte : Lower 8 bits of AL <br> Word : 16 bits of AL <br> Long : 32 bits of AL:AH |
| $\begin{aligned} & \text { AH } \\ & A L \end{aligned}$ | Upper 16 bits of $A$ Lower 16 bits of A |
| SP | Stack pointer (USP or SSP) |
| PC | Program counter |
| PCB | Program bank register |
| DTB | Data bank register |
| ADB | Additional data bank register |
| SSB | System stack bank register |
| USB | User stack bank register |
| SPB | Current stack bank register (SSB or USB) |
| DPR | Direct page register |
| brg1 | DTB, ADB, SSB, USB, DPR, PCB, SPB |
| brg2 | DTB, ADB, SSB, USB, DPR, SPB |
| Ri | R0, R1, R2, R3, R4, R5, R6, R7 |
| RWi | RW0, RW1, RW2, RW3, RW4, RW5, RW6, RW7 |
| RWj | RW0, RW1, RW2, RW3 |
| RLi | RL0, RL1, RL2, RL3 |
| dir | Compact direct addressing |
| addr16 <br> addr24 <br> ad24 0 to 15 <br> ad24 16 to 23 | Direct addressing <br> Physical direct addressing <br> Bit 0 to bit 15 of addr24 <br> Bit 16 to bit 23 of addr24 |
| io | I/O area (000000 to 0000FF\%) |
| imm4 <br> imm8 <br> imm16 <br> imm32 <br> ext (imm8) | 4-bit immediate data 8-bit immediate data 16-bit immediate data 32-bit immediate data 16-bit data signed and extended from 8-bit immediate data |
| disp8 disp16 | 8-bit displacement 16-bit displacement |
| bp | Bit offset |
| $\begin{aligned} & \text { vct4 } \\ & \text { vct8 } \end{aligned}$ | Vector number (0 to 15) Vector number (0 to 255) |
| ( ) b | Bit address |

(Continued)

| Symbol |  |
| :---: | :--- |
| rel | Branch specification relative to PC |
| ear | Effective addressing (codes 00 to 07) <br> eam |
| Effective addressing (codes 08 to 1F) |  |
|  | Register list |

Table 3 Effective Address Fields

| Code | Notation |  |  | Address format | Number of bytes in address extension * |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00 01 02 03 04 05 06 07 | R0 R1 R2 R3 R4 R5 R6 R7 | RW0 RW1 RW2 RW3 RW4 RW5 RW6 RW7 | $\begin{gathered} \hline \text { RLO } \\ \text { (RLO) } \\ \text { RL1 } \\ \text { (RL1) } \\ \text { RL2 } \\ \text { (RL2) } \\ \text { RL33 } \\ \text { (RL3) } \end{gathered}$ | Register direct <br> "ea" corresponds to byte, word, and long-word types, starting from the left | - |
| $\begin{aligned} & 08 \\ & 09 \\ & 0 \mathrm{~A} \\ & \text { OB } \end{aligned}$ | @RW0 <br> @RW1 <br> @RW2 <br> @RW3 |  |  | Register indirect | 0 |
| $\begin{aligned} & \text { OC } \\ & 0 \mathrm{D} \\ & 0 \mathrm{E} \\ & 0 \mathrm{O} \end{aligned}$ | @RW0 + @RW1 + @RW2 + @RW3 + |  |  | Register indirect with post-increment | 0 |
| $\begin{aligned} & 10 \\ & 11 \\ & 12 \\ & 13 \\ & 14 \\ & 15 \\ & 16 \\ & 17 \end{aligned}$ | @RW0 + disp8 <br> @RW1 + disp8 <br> @RW2 + disp8 <br> @RW3 + disp8 <br> @RW4 + disp8 <br> @RW5 + disp8 <br> @RW6 + disp8 <br> @RW7 + disp8 |  |  | Register indirect with 8-bit displacement | 1 |
| $\begin{aligned} & 18 \\ & 19 \\ & 1 \mathrm{~A} \\ & 1 \mathrm{~B} \end{aligned}$ | @RW0 + disp16 <br> @RW1 + disp16 <br> @RW2 + disp16 <br> @RW3 + disp16 |  |  | Register indirect with 16-bit displacement | 2 |
| $\begin{aligned} & 1 \mathrm{C} \\ & 1 \mathrm{D} \\ & 1 \mathrm{E} \\ & 1 \mathrm{~F} \end{aligned}$ | @RW0 + RW7 @RW1 + RW7 @PC + disp16 addr16 |  |  | Register indirect with index Register indirect with index PC indirect with 16 -bit displacement Direct address | $\begin{aligned} & 0 \\ & 0 \\ & 2 \\ & 2 \end{aligned}$ |

Note: The number of bytes in the address extension is indicated by the " + " symbol in the "\#" (number of bytes) column in the tables of instructions.

Table 4 Number of Execution Cycles for Each Type of Addressing

| Code | Operand | (a) | Number of register accesses for each type of addressing |
| :---: | :---: | :---: | :---: |
|  |  | Number of execution cycles for each type of addressing |  |
| 00 to 07 | Ri RLi | Listed in tables of instructions | Listed in tables of instructions |
| 08 to 0B | @RWj | 2 | 1 |
| 0 C to 0F | @RWj + | 4 | 2 |
| 10 to 17 | @RWi + disp8 | 2 | 1 |
| 18 to 1B | @RWj + disp16 | 2 | 1 |
| $\begin{aligned} & 1 \mathrm{C} \\ & 1 \mathrm{D} \\ & 1 \mathrm{E} \\ & 1 \mathrm{l} \end{aligned}$ | @RW0 + RW7 <br> @RW1 + RW7 <br> @PC + disp16 <br> addr16 | 4 4 2 1 | $\begin{aligned} & 2 \\ & 2 \\ & 0 \\ & 0 \end{aligned}$ |

Note: "(a)" is used in the " $\sim$ " (number of states) column and column B (correction value) in the tables of instructions.
Table 5 Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles

| Operand | (b) byte |  | (c) word |  | (d) long |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Number of <br> cycles | Number of <br> access | Number of <br> cycles | Number of <br> access | Number of <br> cycles | Number of <br> access |
| Internal register | +0 | 1 | +0 | 1 | +0 | 2 |
| Internal memory even address | +0 | 1 | +0 | 1 | +0 | 2 |
| Internal memory odd address | +0 | 1 | +2 | 2 | +4 | 4 |
| Even address on external data bus (16 bits) | +1 | 1 | +1 | 1 | +2 | 2 |
| Odd address on external data bus (16 bits) | +1 | 1 | +4 | 2 | +8 | 4 |
| External data bus (8 bits) | +1 | 1 | +4 | 2 | +8 | 4 |

Notes: • "(b)", "(c)", and "(d)" are used in the " " (number of states) column and column B (correction value) in the tables of instructions.

- When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.
Table 6 Correction Values for Number of Cycles Used to Calculate Number of Program Fetch Cycles

| Instruction | Byte boundary | Word boundary |
| :--- | :---: | :---: |
| Internal memory | - | +2 |
| External data bus (16 bits) | - | +3 |
| External data bus (8 bits) | +3 | - |

Notes: - When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

- Because instruction execution is not slowed down by all program fetches in actuality, these correction values should be used for "worst case" calculations.

Table 7 Transfer Instructions (Byte) [41 Instructions]

|  | Mnemonic | \# | $\sim$ | RG | B | Operation | LH | A | 1 | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOV | A, dir | 2 | 3 | 0 | (b) | byte (A) $\leftarrow$ (dir) | Z |  | - | - | - |  |  | - | - | - |
| MOV | A, addr16 | 3 | 4 | 0 | (b) | byte $($ A $) \leftarrow$ (addr16) | Z | * | - | - | - | * | * | - | - | - |
| MOV | A, Ri | 1 | 2 | 1 | 0 | byte $(A) \leftarrow($ Ri) | Z | * | - | - | - | * | * | - | - | - |
| MOV | A, ear | 2 | 2 | 1 | 0 | byte (A) $\leftarrow$ (ear) | Z | * | - | - | - | * | - | - | - | - |
| MOV | A, eam | 2+ | $3+$ (a) | 0 | (b) | byte (A) $\leftarrow$ (eam) | Z | * | - | - | - | * | * | - | - | _ |
| MOV | A, io | 2 | 3 | 0 | (b) | byte (A) $\leftarrow$ (io) | Z | * | - | - | - | * | * | - | - | _ |
| MOV | A, \#imm8 | 2 | 2 | 0 | 0 | byte (A) $\leftarrow$ - imm8 | Z | * | - | - | - | * | * | - | - | - |
| MOV | A, @A | 2 | 3 | 0 | (b) | byte (A) $\leftarrow((A))$ | Z | - | - | - | - | * | * | - | - | - |
| MOV | A, @RLi+disp8 | 3 | 10 | 2 | (b) | byte $(A) \leftarrow(($ RLi) + disp8) | Z | * | - | - | - | * | * | - | - | - |
| MOVN | A, \#imm4 | 1 | 1 | 0 | 0 | byte (A) $\leftarrow$ imm4 | Z | * | - | - | - | R | * | - | - | - |
| MOVX | A, dir |  |  | 0 | (b) | byte $(A) \leftarrow$ (dir) | X | * | - | - | - |  | * | - | - | - |
| MOVX | A, addr16 | 3 | 4 | 0 | (b) | byte (A) $\leftarrow$ (addr16) | X | * | - | - | - | * |  | - | - | - |
| MOVX | A, Ri | 2 | 2 | 1 | 0 | byte $(\mathrm{A}) \leftarrow(\mathrm{Ri})$ | X | * | - | - | - | * | * | - | - | - |
| MOVX | A, ear | 2 | 2 |  | 0 | byte (A) $\leftarrow$ (ear) | X | * | - | - | - | * | * | - | - | - |
| MOVX | A, eam | 2+ | $3+$ (a) | 0 | (b) | byte $($ A $) \leftarrow$ (eam) | X | * | - | - | - | * | * | - | - | - |
| MOVX | A, io | 2 | 3 | 0 | (b) | byte (A) $\leftarrow$ (io) | X | * | - | - | - | * | * | - | - | - |
| MOVX | A, \#imm8 | 2 | 2 | 0 | 0 | byte (A) $\leftarrow$ imm8 | X | * | - | - | - | * | * | - | - | - |
| MOVX | A, @A | 2 | 3 | 0 | (b) | byte $(A) \leftarrow((A))$ | X | - | - | - |  | * |  | - | - | - |
| MOVX | A,@RWi+disp8 | 2 | 5 | 1 | (b) | byte $(\mathrm{A}) \leftarrow((\mathrm{RWi})+$ disp8) | X | * | - | - |  | * | * | - | - | - |
| MOVX | A, @RLi+disp8 | 3 | 10 | 2 | (b) | byte $(A) \leftarrow(($ RLi) $)$ disp8) | X | * | - | - | - |  |  | - | - | - |
| MOV | dir, A | 2 | 3 | 0 | (b) | byte (dir) $\leftarrow(A)$ | - | - | - | - | - |  |  | - | - | - |
| MOV | addr16, A | 3 |  | 0 | (b) | byte (addr16) $\leftarrow(A)$ | - | - | - | - | - |  |  | - | - |  |
| MOV | Ri, A | 1 | 2 | 1 | 0 | byte $(\mathrm{Ri}) \leftarrow(\mathrm{A})$ | - | - | - | - | - |  | * | - | - | - |
| MOV | ear, A | 2 | 2 | 1 | 0 | byte (ear) $\leftarrow(A)$ | - | - | - | - | - |  | * | - | - | - |
| MOV | eam, A | $2+$ | $3+$ (a) | 0 | (b) | byte (eam) $\leftarrow(A)$ | - | - | - | - | - | * | * | - | - | - |
| MOV | io, A | 2 | 3 | 0 | (b) | byte (io) $\leftarrow(A)$ | - | - | - | - | - | * | * | - | - | - |
| MOV | @RLi+disp8, A | 3 | 10 | 2 | (b) | byte ((RLi) + disp8) $\leftarrow$ (A) | - | - | - | - | - | * | * | - | - | - |
| MOV | Ri, ear | 2 | 3 | 2 | 0 | byte (Ri) $\leftarrow$ (ear) | - | - | - | - | - | * |  | - | - | - |
| MOV | Ri, eam | $2+$ | 4+ (a) | 1 | (b) | byte $(\mathrm{Ri}) \leftarrow($ eam $)$ | - | - | - | - | - | * |  |  | - |  |
| MOV | ear, Ri | 2 | 4 | 2 | 0 | byte (ear) $\leftarrow($ Ri) | - | - | - | - | - | * |  | - | - |  |
| MOV | eam, Ri | $2+$ | 5+ (a) | 1 | (b) | byte (eam) $\leftarrow(\mathrm{Ri})$ | - | - | - | - | - | * | * | - | - | - |
| MOV | Ri, \#imm8 | 2 | 2 | 1 | 0 | byte (Ri) $\leftarrow$ imm8 | - | - | - | - | - | * | * | - | - | - |
| MOV | io, \#imm8 | 3 | 5 | 0 | (b) | byte (io) $\leftarrow$ imm8 | - | - | - | - | - | - | - | - | - | - |
| MOV | dir, \#mm8 | 3 | 5 | 0 | (b) | byte (dir) $\leftarrow$ imm8 | - | - | - | - | - | - | - | - | - | - |
| MOV | ear, \#imm8 | 3 | 2 | 1 | 0 | byte (ear) $\leftarrow \mathrm{imm} 8$ | - |  |  | - | - | * | * | - | - | - |
| MOV | eam, \#imm8 | $3+$ | 4+ (a) | 0 | (b) | byte (eam) $\leftarrow$ imm8 | - |  | - | - | - | - | - | - | - | - |
| MOV | @AL, AH | 2 | 3 | 0 | (b) | byte $($ (A) $) \leftarrow($ AH) | - | - |  | - | - | * |  | - | - | - |
| /MOV | @A, T |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| XCH | A, ear | 2 | 4 | 2 | 0 | byte (A) $\leftrightarrow$ (ear) | Z |  |  | - |  | - | - | - | - | - |
| XCH | A, eam | 2+ | 5+ (a) | 0 | $2 \times$ (b) | byte $(\mathrm{A}) \leftrightarrow($ eam $)$ | Z | - | - | - | - | - | - | - | - | - |
| XCH | Ri, ear | 2 | 7 | 4 | 0 | byte (Ri) $\leftrightarrow$ (ear) | - | - | - | - | - | - | - | - | - | - |
| XCH | Ri, eam | 2+ | 9+ (a) | 2 | $2 \times$ (b) | byte (Ri) $\leftrightarrow$ (eam) | - | - | - | - | - | - | - | - | - | - |

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 8 Transfer Instructions (Word/Long Word) [38 Instructions]

| Mnemonic | \# | $\sim$ | RG | B | Operation | LH | AH | I | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOVW A, dir | 2 | 3 | 0 | (c) | word (A) $\leftarrow$ (dir) | - |  | - | - | - |  |  | - | - |  |
| MOVW A, addr16 | 3 |  | 0 | (c) | word $(A) \leftarrow($ addr 16$)$ | - |  | - | - | - |  | * | - | - |  |
| MOVW A, SP | 1 |  | 0 | 0 | word $(A) \leftarrow(S P)$ | - |  | - | - | - |  |  | - | - |  |
| MOVW A, RWi | 1 | 2 | 1 | 0 | word (A) $\leftarrow($ RWi) | - |  | - | - | - | * |  | - | - | - |
| MOVW A, ear | 2 | 2 | 1 | 0 | word (A) $\leftarrow($ ear $)$ | - |  | - | - | - | * |  | - | - | - |
| MOVW A, eam | $2+$ | $3+$ (a) | 0 | (c) | word (A) $\leftarrow($ eam $)$ | - |  | - | - | - | * |  | - | - | - |
| MOVW A, io | 2 | 3 | 0 | (c) | word (A) $\leftarrow$ (io) | - |  | - | - | - | * |  | - | - | - |
| MOVW A, @A | 2 | 3 | 0 | (c) | word $(A) \leftarrow((A))$ | - |  | - | - | - | * | * | - | - | - |
| MOVW A, \#imm16 | 3 | 2 | 0 | 0 | word (A) $\leftarrow$ imm16 | - |  | - | - | - | * | * | - | - | - |
| MOVW A, @RWi+disp8 | 2 | 5 | 1 | (c) | word $(\mathrm{A}) \leftarrow((\mathrm{RWi})+$ disp8) | - |  | - | - | - | * |  | - | - | - |
| MOVW A, @RLi+disp8 | 3 | 10 | 2 | (c) | word $(A) \leftarrow(($ RLi $)+$ disp8) | - |  | - | - | - | * |  | - | - | - |
| MOVW dir, A | 2 | 3 | 0 | (c) | word ( dir) $\leftarrow(A)$ | - |  | - | - | - | * |  | - | - | - |
| MOVW addr16, A | 3 | 4 | 0 | (c) | word (addr16) $\leftarrow$ ( A$)$ | - |  | - | - | - |  |  | - | - | - |
| MOVW SP, A | 1 | 1 | 0 | 0 | word $(S P) \leftarrow(A)$ | - |  | - | - | - |  |  | - | - | - |
| MOVW RWi, A | 1 | 2 | 1 | 0 | word (RWi) $\leftarrow(\mathrm{A})$ | - |  | - | - | - |  |  | - | - | - |
| MOVW ear, A | 2 | 2 |  | (c) | word (ear) $\leftarrow(\mathrm{A})$ | - |  | - | - | - |  |  | - | - | - |
| MOVW eam, A | 2+ | $3+$ (a) | 0 | (c) | word (eam) $\leftarrow(A)$ | - |  | - | - | - |  |  | - | - | - |
| MOVW io, A | 2 | 3 | 0 | (c) | word (io) $\leftarrow$ (A) | - |  | - | - | - |  |  | - | - |  |
| MOVW @RWi+disp8, A | 2 | 5 | 1 | (c) | word $(($ RWi) $)$ disp8) $\leftarrow(\mathrm{A})$ | - |  | - | - | - | * |  | - | - |  |
| MOVW @RLi+disp8, A | 3 | 10 | 2 | (c) | word ( $($ RLi) + disp8) $\leftarrow(A)$ | - |  | - | - | - | * |  | - | - |  |
| MOVW RWi, ear | 2 | 3 | 2 | (0) | word (RWi) $\leftarrow$ (ear) | - |  | - | - | - | * |  | - | - | - |
| MOVW RWi, eam | 2+ | 4+ (a) | 1 | (c) | word ( RWi i$) \leftarrow($ eam $)$ | - |  | - | - | - | * |  | - | - | - |
| MOVW ear, RWi | 2 | 4 | 2 | 0 | word (ear) $\leftarrow($ RWi) | - |  | - | - | - | * |  | - | - |  |
| MOVW eam, RWi | $2+$ | 5+ (a) | 1 | (c) | word (eam) $\leftarrow($ RWi) | - |  | - | - | - | * |  | - | - | - |
| MOVW RWi, \#imm16 | 3 | 2 | 1 | 0 | word (RWi) $\leftarrow$ imm16 |  |  |  | - | - | * |  | - | - |  |
| MOVW io, \#imm16 | 4 | 5 | 0 | (c) | word (io) $\leftarrow$ imm16 | - |  |  | - | - | - | - | - | - | - |
| MOVW ear, \#imm16 | 4 | 2 | 1 | (c) | word (ear) $\leftarrow$ imm16 |  |  |  | - | - |  |  | - | - | - |
| MOVW eam, \#imm16 | 4+ | 4+ (a) | 0 | (c) | word (eam) $\leftarrow$ imm16 | - |  |  | - | - | - | - | - | - | - |
| MOVW AL, AH /MOVW @A, T | 2 | 3 | 0 | (c) | (AH) | - |  |  |  |  |  |  |  | - | - |
| XCHW A, ear | 2 | 4 | 2 | 0 | word $(A) \leftrightarrow$ (ear) |  |  |  |  |  | - |  | - | - | - |
| XCHW A, eam | 2+ | 5+ (a) | 0 | $2 \times$ (c) | word $(A) \leftrightarrow($ eam $)$ | - |  | - | - | $-$ | - | - | - | - | - |
| XCHW RWi, ear | 2 | 7 | 4 | 0 | word (RWi) $\leftrightarrow$ (ear) | - |  | - | - | - | - | - | - | - | - |
| XCHW RWi, eam | 2+ | 9+ (a) | 2 | $2 \times$ (c) | word (RWi) $\leftrightarrow$ (eam) |  | - | - | - |  | - |  | - | - | - |
| MOVL A, ear | 2 | 4 | 2 | 0 | long $(\mathrm{A}) \leftarrow$ (ear) | - |  | - | - | - | * |  | - | - | - |
| MOVL A, eam | $2+$ | $5+$ (a) | 0 | (d) | long $(\mathrm{A}) \leftarrow($ eam $)$ | - |  | - | - | - | * |  | - | - | - |
| MOVL A, \#imm32 | 5 | 3 | 0 | 0 | long $(A) \leftarrow$ imm 32 | - | - | - | - | - |  |  | - | - | - |
| MOVL ear, A | 2 | 4 | 2 | 0 | long (ear) $\leftarrow(A)$ | - | - | - | - | - | * | * | - | - | - |
| MOVL eam, A | 2+ | $5+$ (a) | 0 | (d) | long (eam) $\leftarrow(A)$ | - | - | - | - | - | * | * | - | - | - |

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 9 Addition and Subtraction Instructions (Byte/Word/Long Word) [42 Instructions]

| Mnemonic | \# | $\sim$ | RG | B | Operation | LH | AH | 1 | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADD A,\#imm8 | 2 | 2 | 0 | 0 | byte $(A) \leftarrow(A)+i m m 8$ | Z | - | - | - | - |  |  |  | * |  |
| ADD A, dir | 2 | 5 | 0 | (b) | byte $(A) \leftarrow(A)+$ (dir) | Z | - | - | - | - | * | * | * | * | - |
| ADD A, ear | 2 | 3 | 1 | 0 | byte $($ A $) \leftarrow(A)+$ (ear) | Z | - | - | - | - | * | * | * | * | - |
| ADD A, eam | 2+ | 4+ (a) | 0 | (b) | byte $(A) \leftarrow(A)+($ eam $)$ | Z | - | - | - | - | * | * |  | * | - |
| ADD ear, A | 2 | 3 | 2 | 0 | byte (ear) $\leftarrow($ ear $)+($ A | - | - | - | - | - | * | * |  |  | - |
| ADD eam, A | $2+$ | 5+ (a) | 0 | $2 \times$ (b) | byte (eam) $\leftarrow($ eam $)+(A)$ | Z | - | - | - | - | * | * |  |  |  |
| ADDC A | 1 | 2 | 0 | 0 | byte $(\mathrm{A}) \leftarrow(\mathrm{AH})+(\mathrm{AL})+(\mathrm{C})$ | Z | - | - | - | - | * |  |  |  | - |
| ADDC A, ear | 2 | 3 | 1 | 0 | byte $(\mathrm{A}) \leftarrow(\mathrm{A})+($ ear $)+(\mathrm{C})$ | Z | - | - | - | - | * | * |  |  | - |
| ADDC A, eam | $2+$ | 4+ (a) | 0 | (b) | byte $(A) \leftarrow(A)+($ eam $)+(\mathrm{C})$ | Z | - | - | - | - | * | * | * |  | - |
| ADDDC A | 1 | 3 | 0 | 0 | byte (A) $\leftarrow(\mathrm{AH})+(\mathrm{AL})+(\mathrm{C})$ (decimal) | Z | - | - | - | - | * |  |  |  | - |
| SUB A, \#imm8 | 2 | 2 | 0 | 0 | byte $(A) \leftarrow(A)$-imm 8 | Z | - | - | - | - | * |  | * |  | - |
| SUB A, dir | 2 | 5 | 0 | (b) | byte $(\mathrm{A}) \leftarrow(\mathrm{A})-$ (dir) | Z | - | - | - | - | * | * | * |  |  |
| SUB A, ear | 2 | 3 |  | 0 | byte $(A) \leftarrow(A)-($ ear $)$ | Z | - | - | - | - | * | * | * |  | - |
| SUB A, eam | 2+ | 4+ (a) | 0 | (b) | byte $(\mathrm{A}) \leftarrow(\mathrm{A})-($ eam $)$ | Z | - | - | - | - | * |  | * |  |  |
| SUB ear, A | 2 | 3 | 2 | 0 | byte (ear) $\leftarrow$ (ear) - (A) | - | - | - | - | - | * |  |  |  |  |
| SUB eam, A | $2+$ | $5+$ (a) | 0 | $2 \times$ (b) | byte (eam) $\leftarrow($ eam $)-(A)$ | - | - | - | - | - | * |  |  |  |  |
| SUBC A | 1 | , | 0 | 0 | byte $(A) \leftarrow(A H)-(A L)-(C)$ | Z | - | - | - | - |  |  |  |  |  |
| SUBC A, ear | 2 | 3 | 1 | 0 | byte $(A) \leftarrow(A)-($ ear $)-(\mathrm{C})$ | Z | - | - | - | - |  |  |  |  | - |
| SUBC A, eam | $2+$ | 4+ (a) | 0 | (b) | byte (A) $\leftarrow\left(\begin{array}{l}\text { A })-(e a m) ~-~(C) ~\end{array}\right.$ | Z | - | - | - | - | * | * | * |  | - |
| SUBDC A | 1 | 3 | 0 | 0 | byte (A) $\leftarrow(\mathrm{AH})-(\mathrm{AL})-(\mathrm{C})$ (decimal) | Z | - | - | - | - |  |  |  |  |  |
| ADDW A | 1 | 2 | 0 | 0 | word $(A) \leftarrow(A H)+(A L)$ | - | - | - | - | - |  |  |  |  | - |
| ADDW A, ear | 2 | 3 | 1 | 0 | word $(A) \leftarrow(A)+($ ear $)$ | - | - | - | - | - |  |  |  |  | - |
| ADDW A, eam | 2+ | 4+ (a) | 0 | (c) | word $(A) \leftarrow(A)+($ eam $)$ | - | - | - | - | - |  |  |  |  | - |
| ADDW A, \#imm16 | 3 | , | 0 | O | word $(A) \leftarrow(A)$ +imm16 | - | - | - | - | - |  |  |  |  | - |
| ADDW ear, A | 2 | 3 | 2 | 0 | word (ear) $\leftarrow$ (ear) + (A) | - | - | - | - | - | * |  |  |  | - |
| ADDW eam, A | $2+$ | 5+ (a) | 0 | $2 \times$ (c) | word (eam) $\leftarrow($ eam $)+(A)$ | - | - | - | - | - | * |  |  |  |  |
| ADDCW A, ear | 2 | 3 | 1 | 0 | word $(A) \leftarrow(A)+($ ear $)+(C)$ | - | - | - | - | - | * |  |  |  | - |
| ADDCW A, eam | 2+ | 4+ (a) | 0 | (c) | word $(A) \leftarrow(A)+(e a m)+(C)$ | - | - | - | - | - | * |  |  |  | - |
| SUBW A |  | 2 | 0 | 0 | word $(A) \leftarrow(A H)-(A L)$ | - | - | - | - | - | * |  |  |  | - |
| SUBW A, ear | 2 | 3 | 1 | 0 | word $(A) \leftarrow(A)-($ ear $)$ | - | - | - | - | - | * |  | * |  | - |
| SUBW A, eam | 2+ | 4+ (a) | 0 | (c) | word $(A) \leftarrow(A)-$ (eam) | - | - | - | - | - | * |  | * |  | - |
| SUBW A, \#imm16 | 3 | 2 | 0 | 0 | word $(A) \leftarrow(A)$-imm16 | - | - | - | - | - | * |  | * |  | - |
| SUBW ear, A | 2 | 3 | 2 | 0 | word (ear) $\leftarrow($ ear ) - (A) | - | - | - | - | - |  |  |  |  |  |
| SUBW eam, A | $2+$ | $5+$ (a) | 0 | $2 \times$ (c) | word (eam) $\leftarrow$ (eam) - (A) | - | - | - | - | - | * | * | * |  |  |
| SUBCW A, ear | 2 | 3 | 1 | 0 | word $(A) \leftarrow(A)-($ ear $)-(C)$ | - | - | - | - | - | * |  | * |  | - |
| SUBCW A, eam | 2+ | 4+ (a) | 0 | (c) | word $(A) \leftarrow(A)-($ eam $)-(C)$ | - | - | - | - | - | * |  |  |  | - |
| ADDL A, ear | 2 | ${ }^{6}$ | 2 | 0 | long $(A) \leftarrow(A)+$ (ear) | - | - | - | - | - | * |  |  |  | - |
| ADDL A, eam | $2+$ | 7+ (a) | 0 | (d) | long $(A) \leftarrow(A)+($ eam $)$ | - |  | - | - | - |  |  |  |  | - |
| ADDL A, \#imm32 | 5 | 4 | 0 | 0 | long $(A) \leftarrow(A)+$ imm 32 | - | - | - | - | - | * |  |  |  | - |
| SUBL A, ear | 2 | 6 | 2 | (d) | long $(A) \leftarrow(A)-$ (ear) | - | - | - | - | - | * | * | * |  | - |
| SUBL A, eam | $2+$ | 7+ (a) | 0 | (d) | long $(A) \leftarrow(A)-($ eam $)$ | - | - | - | - | - | * | * | * |  | - |
| SUBL A, \#imm32 | 5 | ( | 0 | 0 | long $(A) \leftarrow(A)$-imm32 | - | - | - | - | - | * |  | * |  | - |

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 10 Increment and Decrement Instructions (Byte/Word/Long Word) [12 Instructions]

| Mnemonic |  | \# | $\sim$ | RG | B | Operation | LH | AH | 1 | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INC | ear | 2 | 2 | 2 | 0 | byte (ear) $\leftarrow$ (ear) +1 | - | - | - | - | - | * | * |  | - | - |
| INC | eam | 2+ | $5+$ (a) | 0 | $2 \times$ (b) | byte (eam) $\leftarrow($ eam $)+1$ | - | - | - | - | - |  | * |  | - |  |
| DEC | ear | 2 | 3 | 2 | 0 | byte (ear) $\leftarrow$ (ear) -1 | - | - | - | - | - | * | * | * | - | - |
| DEC | eam | 2+ | 5+ (a) | 0 | $2 \times$ (b) | byte (eam) $\leftarrow($ eam $)-1$ | - | - | - | - | - | * | * | * | - | * |
| INCW | ear | 2 | 3 | 2 | 0 | word (ear) $\leftarrow$ (ear) +1 | - | - | - | - | - | * | * | * | - | - |
| INCW | eam | 2+ | $5+$ (a) | 0 | $2 \times$ (c) | word (eam) $\leftarrow($ eam $)+1$ | - | - | - | - | - | * | * | * | - |  |
| DECW | ear | 2 | 3 | 2 | 0 | word (ear) $\leftarrow$ (ear) -1 | - | - | - | - | - | * | * | * | - | - |
| DECW | eam | 2+ | 5+ (a) | 0 | $2 \times$ (c) | word (eam) $\leftarrow($ eam $)-1$ | - | - | - | - | - |  | * | * | - | * |
| INCL | ear | 2 | 7 | 4 | (d) | long (ear) $\leftarrow$ (ear) +1 | - | - | - | - | - | * | * | * | - | - |
| INCL | eam | 2+ | 9+ (a) | 0 | $2 \times$ (d) | long (eam) $\leftarrow($ eam $)+1$ | - | - | - | - | - | * | * | * | - |  |
| DECL | ear | 2 | 7 | 4 | 0 | long (ear) $\leftarrow$ (ear) -1 | - | - | - | - | - | * | * | * | - | - |
| DECL | eam | 2+ | 9+(a) | 0 | $2 \times$ (d) | long (eam) $\leftarrow($ eam $)-1$ | - | - | - | - | - |  | * | * | - | * |

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 11 Compare Instructions (Byte/Word/Long Word) [11 Instructions]

| Mnemonic |  | \# | $\sim$ | RG | B | Operation | LH | AH | 1 | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMP | A | 1 | 1 | 0 | 0 | byte (AH) - (AL) | - | - | - | - | - |  |  | * |  | - |
| CMP | A, ear | 2 | 2 | 1 | 0 | byte $(\mathrm{A}) \leftarrow$ (ear) | - | - | - | - | - | * | * | * | * | - |
| CMP | A, eam | 2+ | $3+$ (a) | 0 | (b) | byte (A) $\leftarrow$ (eam) | - | - | - | - | - | * | * | * | * | - |
| CMP | A, \#imm8 | 2 | 2 | 0 | 0 | byte $(\mathrm{A}) \leftarrow$ ¢ imm8 | - | - | - | - | - | * | * | * | * | - |
| CMPW | A | 1 | 1 | 0 | 0 | word (AH) - (AL) | - | - | - | - | - | * | * | * |  | - |
| CMPW | A, ear | 2 | 2 | 1 | 0 | word $(A) \leftarrow$ (ear) | - | - | - | - | - | * | * | * | * | - |
| CMPW | A, eam | 2+ | $3+$ (a) | 0 | (c) | word $(\mathrm{A}) \leftarrow$ (eam) | - | - | - | - | - | * | * | * | * | - |
| CMPW | A, \#imm16 | 3 | 2 | 0 | 0 | word (A) $\leftarrow$ imm16 | - | - | - | - | - | * | * | * | * | - |
| CMPL | A, ear | 2 | 6 | 2 | 0 | word $(A) \leftarrow($ ear $)$ | - | - | - | - | - | * | * | * | * | - |
| CMPL | A, eam | $2+$ | $7+$ (a) | 0 | (d) | word $(\mathrm{A}) \leftarrow$ (eam) | - | - | - | - | - | * | * | * | * | - |
| CMPL | A, \#imm32 | 5 | 3 | 0 | 0 | word $(\mathrm{A}) \leftarrow$ imm32 | - | - | - | - | - | * | * | * |  | - |

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 12 Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions]

| Mnem | ic | \# | ~ | RG | B | Ope | LH | AH | 1 | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIVU | A | 1 | *1 | 0 | 0 | word (AH) /byte (AL) | - | - | - | - | - | - | - | * |  |  |
| DIVU | A, ear | 2 | *2 | 1 | 0 | Quotient $\rightarrow$ byte (AL) Remainder $\rightarrow$ byte (AH) word (A)/byte (ear) | - | - | - | - | - | - | - | * | * | - |
|  |  |  |  |  |  | Quotient $\rightarrow$ byte (A) Remainder $\rightarrow$ byte (ear) |  |  |  |  |  |  |  |  |  |  |
| DIVU | A, eam | 2+ | *3 | 0 | *6 | word (A)/byte (eam) | - | - | - | - | - | - | - | * | * | - |
| DIVUW | A, ea | 2 | *4 | 1 | 0 | Quotient $\rightarrow$ byte (A) Remainder $\rightarrow$ byte (eam) long (A)/word (ear) | - | - | - | - | - | - | - | * | * | - |
|  |  |  |  |  |  | Quotient $\rightarrow$ word (A) Remainder $\rightarrow$ word (ear) |  |  |  |  |  |  |  |  |  |  |
| DIVUW | A, eam | 2+ | *5 | 0 | * 7 | long (A)/word (eam) <br> Quotient $\rightarrow$ word (A) Remainder $\rightarrow$ word (eam) | - | - | - | - | - | - | - | * | * | - |
| MULU | A | 1 | *8 | 0 | 0 | e (AH) *byte (AL) $\rightarrow$ word (A) | - | - | - | - | - | - | - | - | - | - |
| MULU | A, ear | 2 | *9 | 1 | 0 | byte (A) *byte (ear) $\rightarrow$ word (A) | - | - | - | - | - | - | - | - | - | - |
| MULU | A, eam | 2+ | *10 | 0 | (b) | byte (A) *byte (eam) $\rightarrow$ word (A) | - | - | - | - |  | - | - | - | - | - |
| MULUW | A | 1 | *11 | 0 | 0 | word (AH) *word (AL) $\rightarrow$ long (A) | - | - | - | - | - | - | - | - | - |  |
| MULUW | A, ear | 2 | *12 | 1 | 0 | word (A) *word (ear) $\rightarrow$ long (A) | - | - | - | - | - | - | - | - | - | - |
| MULUW | A, eam | 2+ | *13 | 0 | (c) | word (A) *word (eam) $\rightarrow$ long (A) | - | - | - | - | - | - | - | - | - | - |

*1: 3 when the result is zero, 7 when an overflow occurs, and 15 normally.
*2: 4 when the result is zero, 8 when an overflow occurs, and 16 normally.
*3: $6+$ (a) when the result is zero, $9+$ (a) when an overflow occurs, and $19+(\mathrm{a})$ normally.
*4: 4 when the result is zero, 7 when an overflow occurs, and 22 normally.
*5: $6+$ (a) when the result is zero, $8+$ (a) when an overflow occurs, and $26+$ (a) normally.
*6: (b) when the result is zero or when an overflow occurs, and $2 \times$ (b) normally.
*7: (c) when the result is zero or when an overflow occurs, and $2 \times$ (c) normally.
*8: 3 when byte (AH) is zero, and 7 when byte (AH) is not zero.
*9: 4 when byte (ear) is zero, and 8 when byte (ear) is not zero.
*10: $5+$ (a) when byte (eam) is zero, and $9+$ (a) when byte (eam) is not 0 .
*11: 3 when word (AH) is zero, and 11 when word (AH) is not zero.
*12: 4 when word (ear) is zero, and 12 when word (ear) is not zero.
*13: $5+(a)$ when word (eam) is zero, and $13+(a)$ when word (eam) is not zero.
Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 13 Logical 1 Instructions (Byte/Word) [39 Instructions]

| Mnemonic |  | \# | ~ | RG | B | Operation | LH | AH | 1 | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AND | A, \#imm8 | 2 | 2 | 0 | 0 | byte $(\mathrm{A}) \leftarrow(\mathrm{A})$ and imm8 | - | - | - | - | - |  |  | R | - | - |
| AND | A, ear | 2 | 3 | 1 | 0 | byte $(A) \leftarrow(A)$ and (ear) | - | - | - | - | - | * | * | R | - | - |
| AND | A, eam | 2+ | 4+ (a) | 0 | (b) | byte $(A) \leftarrow(A)$ and (eam) | - | - | - | - | - | * | * | R | - | - |
| AND | ear, A | 2 | (a) | 2 | ( | byte (ear) $\leftarrow$ (ear) and (A) | - | - | - | - | - | * | * | R | - | - |
| AND | eam, A | 2+ | 5+ (a) | 0 | $2 \times$ (b) | byte (eam) $\leftarrow($ eam $)$ and (A) | - | - | - | - | - | * | * | R | - |  |
| OR | A, \#imm8 | 2 | 2 | 0 | 0 | byte $(\mathrm{A}) \leftarrow(\mathrm{A})$ or imm8 | - | - | - | - | - | * | * | R | - | - |
| OR | A, ear | 2 | 3 | 1 | 0 | byte $(A) \leftarrow(A)$ or (ear) | - | - | - | - | - | * | * | R | - | - |
| OR | A, eam | 2+ | 4+ (a) | 0 | (b) | byte $(A) \leftarrow(A)$ or (eam) | - | - | - | - | - | * | * | R | - | - |
| OR | ear, A | 2 | ( | 2 | 0 | byte (ear) $\leftarrow$ (ear) or (A) | - | - | - | - | - | * | * | R | - | - |
| OR | eam, A | 2+ | 5+ (a) | 0 | $2 \times$ (b) | byte (eam) $\leftarrow$ (eam) or (A) | - | - | - | - | - | * |  | R | - |  |
| XOR | A, \#imm8 | 2 | 2 | 0 | 0 | byte $(A) \leftarrow(A)$ xor imm8 | - | - | - | - | - | * |  | R | - | - |
| XOR | A, ear | 2 | 3 | 1 | 0 | byte (A) $\leftarrow(A)$ xor (ear) | - | - | - | - | - | * |  | R | - | - |
| XOR | A, eam | 2+ | 4+ (a) | 0 | (b) | byte $(\mathrm{A}) \leftarrow(\mathrm{A})$ xor (eam) | - | - | - | - | - | * | * | R | - |  |
| XOR | ear, A | 2 | 3 | 2 | 0 | byte (ear) $\leftarrow$ (ear) xor (A) | - | - | - | - | - | * | * | R | - |  |
| XOR | eam, A | 2+ | 5+ (a) | 0 | $2 \times$ (b) | byte (eam) $\leftarrow$ (eam) $\operatorname{xor}(\mathrm{A})$ | - | - | - | - | - | * |  | R | - | * |
| NOT | A | 1 | 2 | 0 | 0 | byte $(\mathrm{A}) \leftarrow \operatorname{not}(\mathrm{A})$ | - | - | - | - | - | * | * | R | - | - |
| NOT | ear | 2 | (a) | 2 | (b) | byte (ear) $\leftarrow$ not (ear) | - | - | - | - | - | * | * | R | - | - |
| NOT | eam | 2+ | 5+ (a) | 0 | $2 \times$ (b) | byte (eam) $\leftarrow$ not (eam) | - | - | - | - | - |  |  | R | - |  |
| ANDW | A | 1 | 2 | 0 | 0 | word $(A) \leftarrow(A H)$ and (A) | - | - | - | - | - |  |  | R | - | - |
| ANDW | A, \#imm16 | 3 | 2 | 0 | 0 | word $(A) \leftarrow(A)$ and imm16 | - | - | - | - | - |  |  | R | - | - |
| ANDW | A, ear | 2 | (a) | 1 | 0 | word $(A) \leftarrow(A)$ and (ear) | - | - | - | - | - | * |  | R | - | - |
| ANDW | A, eam | 2+ | 4+ (a) | 0 | (c) | word $(A) \leftarrow(A)$ and (eam) | - | - | - | - | - | * | * | R | - | - |
| ANDW | ear, A | 2 | 3 | 2 | 0 | word (ear) $\leftarrow$ (ear) and (A) | - | - | - | - | - | * | * | R | - | - |
| ANDW | eam, A | 2+ | 5+ (a) | 0 | $2 \times$ (c) | word $($ eam $) \leftarrow(e a m)$ and $(A)$ | - | - | - | - | - | * |  | R | - | * |
| ORW | A | 1 | 2 | 0 | 0 | word $(A) \leftarrow(A H)$ or $(A)$ | - | - | - | - | - | * | * | R | - | - |
| ORW | A, \#imm16 | 3 | 2 | 0 | 0 | word $(A) \leftarrow(A)$ or imm16 | - | - | - | - | - | * | * | R | - | - |
| ORW | A, ear | 2 | 3 | 1 | 0 | word $(A) \leftarrow(A)$ or (ear) | - | - | - | - | - | * | * | R | - | - |
| ORW | A, eam | 2+ | 4+ (a) | 0 | (c) | word $(A) \leftarrow(A)$ or (eam) | - | - | - | - | - | * | * | R | - | - |
| ORW | ear, A | 2 | 3 | 2 | 0 | word (ear) $\leftarrow$ (ear) or (A) | - | - | - | - | - | * | * | R | - | - |
| ORW | eam, A | 2+ | $5+$ (a) | 0 | $2 \times$ (c) | word (eam) $\leftarrow$ (eam) or $(A)$ | - | - | - | - | - | * | * | R | - | * |
| XORW |  | 1 | 2 | 0 | 0 | word $(\mathrm{A}) \leftarrow(\mathrm{AH})$ xor $(\mathrm{A})$ | - | - | - | - | - | * |  | R | - | - |
| XORW | A, \#imm16 | 3 | 2 | 0 | 0 | word $(A) \leftarrow(A)$ xor imm16 | - | - | - | - | - | * |  | R | - | - |
| XORW | A, ear | 2 | 3 | 1 | 0 | word $(A) \leftarrow(A)$ xor (ear) | - | - | - | - | - | * | * | R | - | - |
| XORW | A, eam | 2+ | 4+ (a) | 0 | (c) | word $(A) \leftarrow(A)$ xor (eam) | - | - | - | - | - | * | * | R | - | - |
| XORW | ear, A | 2 | 3 | 2 | 0 | word (ear) $\leftarrow$ (ear) xor (A) | - | - | - | - | - | * | * | R | - | - |
| XORW | eam, A | 2+ | 5+ (a) | 0 | $2 \times$ (c) | word (eam) $\leftarrow($ eam $)$ xor $(A)$ | - | - | - | - | - | * | * | R | - | * |
| NOTW |  | 1 | 2 | 0 | 0 | word $(\mathrm{A}) \leftarrow \operatorname{not}(\mathrm{A})$ | - |  | - | - | - | * | * | R | - | - |
| NOTW |  |  | 3 | 2 | 0 | word (ear) $\leftarrow$ not (ear) | - |  | - | - | - | * | * | R | - | - |
| NOTW | eam | 2+ | 5+ (a) | 0 | $2 \times$ (c) | word (eam) $\leftarrow$ not (eam) | - | - | - | - | - | * | * | R |  | * |

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 14 Logical 2 Instructions (Long Word) [6 Instructions]

| Mnemonic | \# | $\sim$ | RG | B | Operation | LH | AH | 1 | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANDL A, ear | 2 | 6 | 2 | 0 | long $(\mathrm{A}) \leftarrow(\mathrm{A})$ and (ear) | - | - | - | - | - | * |  | R | - | - |
| ANDL A, eam | 2+ | $7+$ (a) | 0 | (d) | long $(A) \leftarrow(A)$ and (eam) | - | - | - | - | - | * | * | R | - | - |
| ORL A, ear | 2 | 6 | 2 | 0 | long $(A) \leftarrow(A)$ or (ear) | - | - | - | - | - | * | * | R | - | - |
| ORL A, eam | 2+ | $7+$ (a) | 0 | (d) | long $(A) \leftarrow(A)$ or (eam) | - | - | - | - | - | * | * | R | - | - |
| XORL A, ea | 2 | 6 | 2 | 0 | long $(A) \leftarrow(A)$ xor (ear) | - | - | - | - | - | * | * | R | - | - |
| XORL A, eam | 2+ | 7+ (a) | 0 | (d) | long $(A) \leftarrow(A)$ xor (eam) | - | - | - | - | - | * | * | R | - | - |

Table 15 Sign Inversion Instructions (Byte/Word) [6 Instructions]

| Mnemonic |  | \# | $\sim$ | RG | B | Operation | LH | AH | 1 | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NEG | A | 1 | 2 | 0 | 0 | byte $(\mathrm{A}) \leftarrow 0-(\mathrm{A})$ | X | - | - | - | - | * | * | * | * | - |
| NEG NEG | ear eam | $\begin{gathered} 2 \\ 2+ \end{gathered}$ | $\begin{gathered} 3 \\ 5+(a) \end{gathered}$ | $\begin{aligned} & 2 \\ & 0 \end{aligned}$ | $\begin{gathered} 0 \\ 2 \times(b) \end{gathered}$ | byte (ear) $\leftarrow 0$ - (ear) <br> byte $($ eam $) \leftarrow 0-($ eam $)$ | - | - | - | - | - | * | * | * | * | - |
| NEGW |  | 1 | 2 | 0 | 0 | word $(A) \leftarrow 0-(A)$ | - | - | - | - | - | * | * | * | * | - |
| NEGW NEGW | ear eam | 2 | $\begin{gathered} 3 \\ 5+(a) \end{gathered}$ | 2 | $\begin{gathered} 0 \\ 2 \times(\mathrm{c}) \end{gathered}$ | word (ear) $\leftarrow 0$ - (ear) <br> word $($ eam $) \leftarrow 0-($ eam $)$ | - | - | - | - | - | * | * | * | * | - |

Table 16 Normalize Instruction (Long Word) [1 Instruction]

| Mnemonic | $\#$ | $\sim$ | RG | B | Operation | LH | AH | I | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NRML A, R0 | 2 | ${ }^{*}$ | 1 | 0 | long (A) <br> byte <br> (R0) $) \leftarrow$ Shift until first digit is " 1 " | - | - | - | - | - | - | $*$ | - | - | - |

*1: 4 when the contents of the accumulator are all zeroes, $6+(\mathrm{RO})$ in all other cases (shift count).
Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 17 Shift Instructions (Byte/Word/Long Word) [18 Instructions]

| Mnemonic | \# | $\sim$ | RG | B | Operation | LH | AH | I | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RORC A | 2 | 2 | 0 | 0 | byte (A) $\leftarrow$ Right rotation with carry | - | - | - | - | - |  |  |  |  |  |
| ROLC A | 2 | 2 | 0 | 0 | byte (A) $\leftarrow$ Left rotation with carry | - | - | - | - | - | * |  | - | * | - |
| RORC ear | 2 | 3 | 2 | 0 | byte (ear) $\leftarrow$ Right rotation with carry | - | - | - | - | - | * |  | - | * | - |
| RORC eam | 2+ | 5+ (a) | 0 | $2 \times$ (b) | byte (eam) $\leftarrow$ Right rotation with carry | - | - | - | - | - | * |  | - |  | * |
| ROLC ear | 2 | 3 | 2 | 0 | byte (ear) $\leftarrow$ Left rotation with carry | - | - | - | - | - | * |  | - | * | - |
| ROLC eam | 2+ | 5+ (a) | 0 | $2 \times$ (b) | byte (eam) $\leftarrow$ Left rotation with carry | - | - | - | - | - | * | * | - | * |  |
| ASR A, R0 | 2 | *1 | 1 | 0 | byte $(A) \leftarrow$ Arithmetic right barrel shift ( $A, R 0$ ) | - | - | - | - | * | * |  | - | * | - |
| LSR A, RO | 2 | *1 | 1 | 0 | byte (A) $\leftarrow$ Logical right barrel shift (A, RO) | - | - | - | - | * | * | * | - | * | - |
| LSL A, RO | 2 | *1 | 1 | 0 | byte (A) $\leftarrow$ Logical left barrel shift (A, RO) | - | - | - | - | - | * |  | - | * | - |
| ASRW A | 1 | 2 | 0 | 0 | word (A) $\leftarrow$ Arithmetic right shift (A, 1 bit) | - | - | - | - |  |  |  | - |  | - |
| LSRW A/SHRWA | 1 | 2 | 0 | 0 | word (A) $\leftarrow$ Logical right shift (A, 1 bit) | - | - | - | - | * | R |  | - |  | - |
| LSLW A/SHLW A | 1 | 2 | 0 | 0 | word $(A) \leftarrow$ Logical left shift (A, 1 bit) | - | - | - | - | - |  | * | - | * | - |
| ASRW A, RO | 2 | *1 | 1 | 0 | word $(A) \leftarrow$ Arithmetic right barrel shift (A, R0) | - | - | - | - | * | * | * | - | * | - |
| LSRW A, R0 | 2 | *1 | 1 | 0 | word $(A) \leftarrow$ Logical right barrel shift (A, RO) | - | - | - | - | * | * | * | - | * | - |
| LSLW A, RO | 2 | *1 | 1 | 0 | word (A) $\leftarrow$ Logical left barrel shift (A, RO) | - | - | - | - | - |  |  | - |  | - |
| ASRL A, RO | 2 | *2 | 1 | 0 | long $(A) \leftarrow$ Arithmetic right shift ( $A, R 0$ ) | - | - | - | - | * | * | * | - | * |  |
| LSRL A, RO | 2 | *2 | 1 | 0 | long (A) $\leftarrow$ Logical right barrel shift (A, RO) | - | - | - | - |  |  |  | - | * |  |
| LSLL A, R0 | 2 | *2 | 1 | 0 | long (A) $\leftarrow$ Logical left barrel shift (A, R0) | - | - | - | - | - | * | * | - | * | - |

*1: 6 when R0 is $0,5+(R 0)$ in all other cases.
*2: 6 when R0 is $0,6+(R 0)$ in all other cases.
Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 18 Branch 1 Instructions [31 Instructions]

| Mnemonic | \# | $\sim$ | RG | B | Operation | LH | AH | 1 |  | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BZ/BEQ | 2 | *1 | 0 | 0 | Branch when (Z) = 1 | - |  |  |  | - | - | - | - | - | - |  |
| BNZ/BNE rel | 2 | *1 | 0 | 0 | Branch when (Z) $=0$ | - | - | - | - | - | - | - | - | - | - | - |
| BC/BLO rel | 2 | *1 | 0 | 0 | Branch when (C) = 1 | - | - |  |  | - | - | - | - | - | - | - |
| BNC/BHS rel | 2 | *1 | 0 | 0 | Branch when (C) $=0$ | - | - | - |  | - | - | - | - | - | - | - |
| BN rel | 2 | *1 | 0 | 0 | Branch when ( N ) $=1$ | - | - | - |  | - | - | - | - | - | - | - |
| BP rel | 2 | *1 | 0 | 0 | Branch when ( N ) $=0$ | - | - | - |  | - | - | - | - | - | - | - |
| BV rel | 2 | *1 | 0 | 0 | Branch when (V) $=1$ | - | - | - |  | - | - | - | - | - | - | - |
| BNV rel | 2 | *1 | 0 | 0 | Branch when (V) $=0$ | - | - | - |  | - | - | - | - | - | - | - |
| BT rel | 2 | *1 | 0 | 0 | Branch when (T) = 1 | - | - | - |  | - | - | - | - | - | - | - |
| BNT rel | 2 | *1 | 0 | 0 | Branch when (T) $=0$ | - | - | - |  | - | - | - | - | - | - | - |
| BLT rel | 2 | *1 | 0 | 0 | Branch when (V) xor ( N ) $=1$ | - | - |  |  | - | - | - | - | - | - | - |
| BGE rel | 2 | *1 | 0 | 0 | Branch when (V) xor ( N ) $=0$ | - | - | - |  | - | - | - | - | - | - | - |
| BLE rel | 2 | *1 | 0 | 0 | Branch when (V) xor (N)) or (Z) = 1 | - | - |  |  | - | - | - | - | - | - | - |
| BGT rel | 2 | ${ }^{*} 1$ | 0 | 0 | Branch when ( $(\mathrm{V})$ xor ( N ) ) or ( Z$)=0$ | - | - | - |  | - | - | - | - | - | - | - |
| BLS rel | 2 | ${ }_{* 1}^{*}$ | 0 | 0 | Branch when (C) or $(Z)=1$ | - | - | - |  | - | - | - | - | - | - |  |
| BHI rel | 2 | *1 | 0 | 0 | Branch when (C) or $(Z)=0$ | - | - | - |  | - | - | - | - | - | - | - |
| BRA rel | 2 | *1 | 0 | 0 | Branch unconditionally | - | - |  |  | - | - | - | - | - | - |  |
| JMP @A | 1 | 2 | 0 | 0 | word $(\mathrm{PC}) \leftarrow(\mathrm{A})$ | - | - |  |  | - | - | - | - | - | - | - |
| JMP addr16 | 3 | 3 |  | 0 | word (PC) $\leftarrow$ addr16 | - | - |  |  | - | - | - | - | - | - |  |
| JMP @ear | 2 |  | 1 | (c) | word (PC) $\leftarrow$ (ear) | - | - |  |  | - | - | - | - | - | - | - |
| JMP @eam | 2+ | 4+ (a) | 0 | (c) | word (PC) $\leftarrow($ eam $)$ | - | - | - |  | - | - | - | - | - | - | - |
| JMPP @ear*3 | 2 | 5 | 2 | (d) | word (PC) $\leftarrow$ (ear), (PCB) $\leftarrow($ ear +2$)$ | - | - | - |  | - | - | - | - | - | - | - |
| JMPP @eam*3 | $2+$ | 6+ (a) | 0 | (d) | word $(\mathrm{PC}) \leftarrow(\mathrm{eam}),(\mathrm{PCB}) \leftarrow($ eam +2$)$ | - | - |  |  | - | - | - | - | - | - | - |
| JMPP addr24 | 4 | 4 | 0 | 0 | word $(P C) \leftarrow$ ad24 0 to 15 , $(\mathrm{PCB}) \leftarrow \operatorname{ad} 2416$ to 23 | - | - |  |  | - | - | - | - | - | - | - |
| CALL @ear*4 | 2 | 6 | 1 | (c) | word (PC) $\leftarrow$ (ear) | - | - |  |  | - | - | - | - | - | - | - |
| CALL @eam*4 | 2+ | 7+ (a) | 0 | $2 \times$ (c) | word (PC) $\leftarrow($ eam $)$ | - | - |  |  | - | - | - | - | - | - | - |
| CALL addr16*5 | 3 | 6 | 0 | (c) | word (PC) $\leftarrow$ addr 16 | - | - |  |  | - | - | - | - | - | - | - |
| CALLV \#vct4 *5 |  | 10 | 0 | $2 \times$ (c) | Vector call instruction | - | - |  |  | - | - | - | - | - | - |  |
| CALLP @ear *6 | 2 | 10 | 2 | $2 \times$ (c) | word $(\mathrm{PC}) \leftarrow($ ear $) 0$ to 15 $(\mathrm{PCB}) \leftarrow$ (ear) 16 to 23 | - | - |  |  | - | - | - | - | - | - | - |
| CALLP @eam *6 | 2+ | 11+ (a) | 0 | *2 | word (PC) $\leftarrow$ (eam) 0 to 15 <br> $(\mathrm{PCB}) \leftarrow($ eam $) 16$ to 23 | - | - |  |  | - | - | - | - | - | - | - |
| CALLP addr24 *7 | 4 | 10 | 0 | $2 \times$ (c) | word $(\mathrm{PC}) \leftarrow$ addr0 to 15, $(\mathrm{PCB}) \leftarrow$ addr16 to 23 | - | - |  | - | - | - | - | - | - | - | - |

*1: 4 when branching, 3 when not branching.
*2: (b) $+3 \times(\mathrm{c})$
*3: Read (word) branch address.
*4: W: Save (word) to stack; R: read (word) branch address.
*5: Save (word) to stack.
*6: W: Save (long word) to W stack; R: read (long word) R branch address.
*7: Save (long word) to stack.
Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 19 Branch 2 Instructions [19 Instructions]

| Mnemonic | \# | $\sim$ | RG | B | Operation | LH | AH | I | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CBNE A, \#imm8, rel | 3 | *1 | 0 | 0 | Branch when byte (A) $=$ imm8 | - | - | - | - | - |  | * | * | * | - |
| CWBNE A, \#imm16, rel | 4 | *1 | 0 | 0 | Branch when word $(A) \neq$ imm16 | - | - | - | - | - | * | * | * | * |  |
| CBNE ear, \#imm8, rel | 4 | *2 | 1 | 0 | Branch when byte (ear) $=$ imm8 | - | - | - | - | - | * | * | * | * | - |
| CBNE eam, \#imm8, ree ${ }^{* 9}$ | 4+ | *3 | 0 | (b) | Branch when byte (eam) $=$ imm8 | - | - | - | - | - | * | * | * | * | - |
| CWBNE ear, \#imm16, rel | 5 | *4 | 1 | 0 | Branch when word (ear) $=$ imm16 | - | - | - | - | - | * | * | * | * | - |
| CWBNE eam, \#imm16, rel ${ }^{* 9}$ | $5+$ | *3 | 0 | (c) | Branch when word (eam) $\neq$ imm16 | - | - | - | - | - | * | * | * | * | - |
| DBNZ ear, rel | 3 | * 5 | 2 | 0 | Branch when byte (ear) = <br> (ear) - 1, and (ear) $\neq 0$ | - | - | - | - | - | * | * | * | - | - |
| DBNZ eam, rel | $3+$ | * 6 | 2 | $2 \times$ (b) | Branch when byte (eam) = (eam) -1 , and (eam) $\neq 0$ | - | - | - | - | - | * | * | * | - | * |
| DWBNZ ear, rel | 3 | *5 | 2 | 0 | Branch when word (ear) = (ear) -1 , and (ear) $\neq 0$ | - | - | - | - | - | * | * | * | - | - |
| DWBNZ eam, rel | 3+ | * 6 | 2 | $2 \times$ (c) | Branch when word (eam) = (eam) -1 , and (eam) $\neq 0$ | - | - | - | - | - | * | * | * | - | * |
| INT \#vct8 | 2 | 20 | 0 | $8 \times(\mathrm{c})$ | Software interrupt | - | - | R | S | - | - | - | - | - | - |
| INT addr16 | 3 | 16 | 0 | 6x (c) | Software interrupt | - | - | R | S | - | - | - | - | - | - |
| INTP addr24 | 4 | 17 | 0 | $6 \times$ (c) | Software interrupt | - | - | R | S | - | - | - | - | - | - |
| INT9 | 1 | 20 | 0 | $8 \times(\mathrm{c})$ | Software interrupt | - | - | R | S | - | - | - | - | - | - |
| RETI | 1 | 15 | 0 | $6 \times$ (c) | Return from interrupt | - | - | * |  | * | * | * | * | * | - |
| LINK \#local8 | 2 | 6 | 0 | (c) | At constant entry, save old frame pointer to stack, set new frame pointer, and allocate local pointer | - | - | - | - | - | - | - | - | - | - |
| UNLINK | 1 | 5 | 0 | (c) | area <br> At constant entry, retrieve old frame pointer from stack. | - | - | - | - | - | - | - | - | - | - |
| RET *7 | 1 | 4 | 0 | (c) | Return from subroutine | - | - | - | - | - | - | - | - | - | - |
| RETP *8 | 1 | 6 | 0 | (d) | Return from subroutine | - | - | - | - | - | - | - | - | - | - |

*1: 5 when branching, 4 when not branching
*2: 13 when branching, 12 when not branching
*3: $7+$ (a) when branching, $6+$ (a) when not branching
*4: 8 when branching, 7 when not branching
*5: 7 when branching, 6 when not branching
*6: $8+(a)$ when branching, $7+(a)$ when not branching
*7: Retrieve (word) from stack
*8: Retrieve (long word) from stack
*9: In the CBNE/CWBNE instruction, do not use the RWj+ addressing mode.
Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 20 Other Control Instructions (Byte/Word/Long Word) [36 Instructions]

| Mnemonic | \# | $\sim$ | RG | B | Operation | LH | AH | 1 | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PUSHW A | 1 | 4 | 0 | (c) |  | - | - | - | - | - | - | - | - | - | - |
| PUSHW AH | 1 | 4 | 0 | (c) | word $(S P) \leftarrow(S P)-2,($ SP $)) \leftarrow(A H)$ | - | - | - | - | - | - | - | - | - | - |
| PUSHW PS | 1 | 4 | 0 | (c) | word $(S P) \leftarrow(S P)-2,((S P)) \leftarrow(P S)$ | - | - | - | - | - | - | - | - | - | - |
| PUSHW rist | 2 | *3 | *5 | *4 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})-2 \mathrm{n},((\mathrm{SP})) \leftarrow(\mathrm{rlst})$ | - | - | - | - | - | - | - | - | - | - |
| POPW A | 1 | 3 | 0 | (c) | word $(\mathrm{A}) \leftarrow((S P))$, $(\mathrm{SP}) \leftarrow(\mathrm{SP})+2$ |  |  | - | - | - | - | - | - | - | - |
| POPW AH | 1 | 3 | 0 | (c) | word $(\mathrm{AH}) \leftarrow((\mathrm{SP}))$ ), $(\mathrm{SP}) \leftarrow(\mathrm{SP})+2$ | - | - | - | - | - | - | - | - | - | - |
| POPW PS | 1 | 4 | 0 | (c) | word $(\mathrm{PS}) \leftarrow((\mathrm{SP}))$, (SP) $\leftarrow(\mathrm{SP})+2$ | - | - | * | * | * | * | * | * | * | - |
| POPW rlst | 2 | *2 | *5 | *4 | $(\mathrm{rlst}) \leftarrow((\mathrm{SP})$ ), (SP) $\leftarrow(\mathrm{SP})+2 \mathrm{n}$ | - | - | - | - | - | - | - | - | - | - |
| JCTX @ | 1 | 14 | 0 | 6x (c) | Context switch instruction | - | - | * | * | * | * | * | * | * | - |
| AND CCR, \#imm8 | 2 | 3 | 0 | 0 | byte $(C C R) \leftarrow(C C R)$ and imm8 | - | - | * | * | * |  |  | * | * | - |
| OR CCR, \#imm8 | 2 | 3 | 0 | 0 | byte (CCR) $\leftarrow$ (CCR) or imm8 | - | - | * |  | * | * | * | * | * | - |
| MOV RP, \#imm8 | 2 | 2 | 0 | 0 | byte (RP) $\leftarrow$-imm8 |  | - | - | - | - | - | - | - | - | - |
| MOV ILM, \#imm8 | 2 | 2 | 0 | 0 | byte (ILM) $\leftarrow \mathrm{imm} 8$ | - | - | - | - | - | - | - | - | - | - |
| MOVEA RWi, ear | 2 | 3 | 1 | 0 | word $(\mathrm{RWi}) \leftarrow$ ear |  |  |  | - | - | - | - | - | - | - |
| MOVEA RWi, eam | $2+$ | $2+$ (a) | 1 | 0 | word (RWi) $\leftarrow$ eam |  |  |  | - | - | - | - | - | - | - |
| MOVEA A, ear | 2 | (a) | 0 | 0 | word $(A) \leftarrow$ ear | - | * |  | - | - | - | - | - | - | - |
| MOVEA A, eam | 2+ | 1+ (a) | 0 | 0 | word (A) $¢$ eam | - | * | - | - | - | - | - | - | - |  |
| ADDSP \#imm8 | 2 |  | 0 | 0 | word (SP) $\leftarrow(\mathrm{SP})+$ +ext (imm8) |  |  | - | - | - | - | - | - | - | - |
| ADDSP \#imm 16 | 3 | 3 | 0 | 0 | word $(\mathrm{SP}) \leftarrow(\mathrm{SP})+$ +imm16 |  |  | - | - | - | - | - | - | - | - |
| MOV A, brgl | 2 | *1 | 0 | 0 | byte $(\mathrm{A}) \leftarrow$ (brgl) | Z |  | - | - | - |  |  |  | - | - |
| MOV brg2, A | 2 | 1 | 0 | 0 | byte (brg2) $\leftarrow(A)$ | - |  | - | - | - |  |  | - | - |  |
| NOP | 1 | 1 | 0 | 0 | No operation |  | - | - | - | - | - | - | - | - | - |
| ADB | 1 | 1 | 0 | 0 | Prefix code for accessing AD space | - |  | - | - | - | - | - | - | - | - |
| DTB | 1 | 1 | 0 | 0 | Prefix code for accessing DT space |  |  | - | - | - | - | - | - | - | - |
| PCB | 1 | 1 | 0 | 0 | Prefix code for accessing PC space |  |  | - | - | - | - | - | - | - | - |
| SPB | 1 | 1 | 0 | 0 | Prefix code for accessing SP space |  |  | - | - | - | - | - | - | - | - |
| NCC | 1 | 1 | - | 0 | Prefix code for no flag change | - | - | - | - | - | - | - | - | - | - |
| CMR | 1 | 1 | 0 | 0 | Prefix code for common register bank | - | - | - | - | - | - | - | - | - | - |

*1: PCB, ADB, SSB, USB, and SPB : 1 state
DTB, DPR
2 states
*2: $7+3 \times$ (pop count) $+2 \times$ (last register number to be popped), 7 when rlst $=0$ (no transfer register)
*3: $29+$ (push count) $-3 \times$ (last register number to be pushed), 8 when rlst $=0$ (no transfer register)
*4: Pop count $\times$ (c), or push count $\times$ (c)
*5: Pop count or push count.
Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 21 Bit Manipulation Instructions [21 Instructions]

| Mnemonic | \# | $\sim$ | RG | B | Operation | LH | AH | H | 1 | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOVB A, dir:bp | 3 | 5 | 0 | (b) | byte (A) $\leftarrow$ (dir:bp) b | Z |  |  | - | - | - | * | * | - | - | - |
| MOVB A, addr16:bp | 4 | 5 | 0 | (b) | byte $(A) \leftarrow$ (addr16:bp) b | Z |  | * | - | - | - | * | * | - | - | - |
| MOVB A, io:bp | 3 | 4 | 0 | (b) | byte $(A) \leftarrow$ (io:bp) b | Z |  | * | - | - | - | * | * | - | - | - |
| MOVB dir:bp, A | 3 | 7 | 0 | $2 \times$ (b) | bit (dir:bp) $\mathrm{b} \leftarrow(\mathrm{A})$ | - |  |  | - | - | - | * | * | - | - | * |
| MOVB addr16:bp, A | 4 | 7 | 0 | $2 \times$ (b) | bit (addr16:bp) $\mathrm{b} \leftarrow(\mathrm{A})$ |  |  |  | - | - | - | * | * | - | - | * |
| MOVB io:bp, A | 3 | 6 | 0 | $2 \times$ (b) | bit (io:bp) $\mathrm{b} \leftarrow(\mathrm{A})$ | - |  | - | - | - | - | * | * | - | - | * |
| SETB dir:bp | 3 | 7 | 0 | $2 \times$ (b) | bit (dir:bp) $\mathrm{b} \leftarrow 1$ |  |  |  | - | - | - | - | - | - | - | * |
| SETB addr16:bp | 4 | 7 | 0 | $2 \times$ (b) | bit (addr16:bp) $\mathrm{b} \leftarrow 1$ | - |  | - | - | - | - | - | - | - | - | * |
| SETB io:bp | 3 | 7 | 0 | $2 \times$ (b) | bit (io:bp) $\mathrm{b} \leftarrow 1$ | - |  | - | - | - | - | - | - | - | - | * |
| CLRB dir:bp | 3 | 7 | 0 | $2 \times$ (b) | bit (dir:bp) $\mathrm{b} \leftarrow 0$ |  |  |  | - | - | - | - | - | - | - | * |
| CLRB addr16:bp | 4 | 7 | 0 | $2 \times$ (b) | bit (addr16:bp) $\mathrm{b} \leftarrow 0$ | - |  | - | - | - | - | - | - | - | - | * |
| CLRB io:bp | 3 | 7 | 0 | $2 \times$ (b) | bit (io:bp) $\mathrm{b} \leftarrow 0$ | - |  | - | - | - | - | - | - | - | - | * |
| BBC dir:bp, rel | 4 | *1 | 0 | (b) | Branch when (dir:bp) $\mathrm{b}=0$ | - |  | - | - | - | - | - |  | - | - | - |
| BBC addr16:bp, rel | 5 | *1 | 0 | (b) | Branch when (addr16:bp) $b=0$ |  |  | - | - | - | - | - | * | - | - | - |
| BBC io:bp, rel | 4 | *2 | 0 | (b) | Branch when (io:bp) $b=0$ | - |  | - | - | - | - | - |  | - | - | - |
| BBS dir:bp, rel | 4 | *1 | 0 | (b) | Branch when (dir:bp) $b=1$ |  |  | - | - | - | - | - | , | - | - | - |
| BBS addr16:bp, rel | 5 | *1 | 0 | (b) | Branch when (addr16:bp) $b=1$ | - |  | - | - | - | - | - | * | - | - | - |
| BBS io:bp, rel | 4 | *2 | 0 | (b) | Branch when (io:bp) $b=1$ | - |  | - | - | - | - | - |  | - | - | - |
| SBBS addr16:bp, rel | 5 | *3 | 0 | $2 \times$ (b) | Branch when (addr16:bp) b=1, bit $=1$ | - |  | - | - | - | - | - | * | - | - | * |
| WBTS io:bp | 3 | *4 | 0 | *5 | Wait until (io:bp) $b=1$ | - | - | - | - | - | - | - | - | - | - | - |
| WBTC io:bp | 3 | *4 | 0 | *5 | Wait until (io:bp) $\mathrm{b}=0$ | - |  |  | - | - | - | - | - | - | - | - |

*1: 8 when branching, 7 when not branching
*2: 7 when branching, 6 when not branching
*3: 10 when condition is satisfied, 9 when not satisfied
*4: Undefined count
*5: Until condition is satisfied
Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 22 Accumulator Manipulation Instructions (Byte/Word) [6 Instructions]

| Mnemonic | $\#$ | $\sim$ | RG | B | Operation | LH | AH | I | S | T | N | Z | V | C | RMW |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWAP | 1 | 3 | 0 | 0 | byte (A) 0 to $7 \leftrightarrow($ A $) 8$ to 15 | - | - | - | - | - | - | - | - | - | - |
| SWAPW/XCHW AL, AH | 1 | 2 | 0 | 0 | word (AH $\leftrightarrow($ AL $)$ | - | $*$ | - | - | - | - | - | - | - | - |
| EXT | 1 | 1 | 0 | 0 | byte sign extension | X | - | - | - | - | $*$ | $*$ | - | - | - |
| EXTW | 1 | 2 | 0 | 0 | word sign extension | - | X | - | - | - | $*$ | $*$ | - | - | - |
| ZEXT | 1 | 1 | 0 | 0 | byte zero extension | Z | - | - | - | - | R | $*$ | - | - | - |
| ZEXTW | 1 | 1 | 0 | 0 | word zero extension | - | Z | - | - | - | R | $*$ | - | - | - |

Table 23 String Instructions [10 Instructions]

| Mnemonic | \# | ~ | RG | B | Operation | LH | AH | 1 | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOVS/MOVSI | 2 | *2 | *5 | *3 | Byte transfer @AH $+\leftarrow$ @ AL + , counter = RW0 | - | - | - | - | - | - | - | - | - | - |
| MOVSD | 2 | *2 | *5 | *3 | Byte transfer @AH- ¢ @AL- counter = RW0 | - | - | - | - | - | - | - | - | - | - |
| SCEQ/SCEQ | 2 | *1 | *5 | *4 | Byte retrieval (@AH+)-AL, counter = RW0 | - | - | - | - | - | * | * | * | * | - |
| SCEQD | 2 | *1 | *5 | *4 | Byte retrieval (@AH-)-AL, counter = RW0 | - | - | - | - | - | * | * | * | * | - |
| FISL/FILSI | 2 | $6 \mathrm{~m}+6$ | * | *3 | Byte filing @AH $+\leftarrow A L$, counter = RW0 | - | - | - | - | - | * | * | - | - | - |
| MOVSW/MOVSWI | 2 | *2 | *8 | * 6 | Word transfer @AH $+\leftarrow$ @AL+, counter = RW0 | - | - | - | - | - | - | - | - | - | - |
| MOVSWD | 2 | *2 | *8 | *6 | Word transfer @AH- ¢ @ L-, counter = RW0 | - | - | - | - | - | - | - | - | - | - |
| SCWEQ/SCWEQI | 2 | *1 | *8 | *7 | Word retrieval (@AH+)-AL, counter = RW0 | - | - | - | - | - | * | * | * | * | - |
| SCWEQD | 2 | *1 | *8 | *7 | Word retrieval (@AH-)-AL, counter = RW0 | - | - | - | - | - | * | * | * | * | - |
| FILSW/FILSWI | 2 | $6 \mathrm{~m}+6$ | *8 | * 6 | Word filing @AH+ $\leftarrow$ AL, counter = RW0 | - | - | - | - | - | * | * | - | - | - |

m : RW0 value (counter value)
n : Loop count
*1: 5 when RW0 is $0,4+7 \times($ RW0 $)$ for count out, and $7 \times \mathrm{n}+5$ when match occurs
*2: 5 when RWO is $0,4+8 \times($ RWO $)$ in any other case
*3: (b) $\times($ RWO $)+(b) \times($ RWO $)$ when accessing different areas for the source and destination, calculate (b) separately for each.
*4: (b) $\times n$
*5: $2 \times$ (RW0)
*6: (c) $\times($ RW0 $)+(c) \times($ RW0 $)$ when accessing different areas for the source and destination, calculate (c) separately for each.
*7: (c) $\times \mathrm{n}$
*8: $2 \times$ (RW0)
Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

## ORDERING INFORMATION

| Part number | Package | Remarks |
| :--- | :---: | :---: |
| MB90671PFV |  |  |
| MB90672PFV | 80-pin Plastic LQFP |  |
| MB90673PFV | (FPT-80P-M05) |  |
| MB90T673PFV |  |  |
| MB90P673PFV |  |  |
| MB90671PF |  |  |
| MB90672PF | 80-pin Plastic QFP |  |
| MB90673PF | (FPT-80P-M06) |  |
| MB90P673PF |  |  |
| MB90676PFV | 100-pin Plastic LQFP |  |
| MB90677PFV | (FPT-100P-M05) |  |
| MB90678PFV |  |  |
| MB907678PFV |  |  |
| MB90676PFF | 100-pin Plastic QFP |  |
| MB90677PF | (FPT-100P-M06) |  |
| MB90678PF |  |  |
| MB90T678PF |  |  |

## PACKAGE DIMENSIONS




100-pin Plastic QFP
(FPT-100P-M06)


## FUJITSU LIMITED

## For further information please contact:

## Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan
Tel: (044) 754-3763
Fax: (044) 754-3329
http://www.fujitsu.co.jp/
North and South America
FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, U.S.A.
Tel: (408) 922-9000
Fax: (408) 922-9179
Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: (800) 866-8608
Fax: (408) 922-9179
http://www.fujitsumicro.com/

## Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
D-63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122
http://www.fujitsu-ede.com/
Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE LTD
\#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220
http://www.fmap.com.sg/

All Rights Reserved.
The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

## CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

